PERFORMANCE AND ANALYSIS OF 16-BIT, 32-BIT MULTIPLY-ACCUMULATE UNITS USING VEDIC MULTIPLIER FOR DIGITAL SIGNAL PROCESSING

Authors:

MOPARTHI WILSANI ASHISH, P. NAGARAJU

Page No: 946-954

Volume & Issue

Volume-7,ISSUE-12

Keywords