

A Peer Revieved Open Access International Journal

www.ijiemr.org

COPY RIGHT

2017 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must

be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 2nd Dec 2017. Link

:http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-12

Title: A MULTILEVEL INVERTER CAPABLE OF POWERFACTOR CONTROL BASED ON POD TECHNIQUE

Volume 06, Issue 12, Pages: 25-31.

Paper Authors

D.RAMESH, N.SHIVASHANKAR, G.KIRAN

Nova College of Engineering and Technology, Hayathnagar, Rangareddy, TS, India





USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic

Bar Code



A Peer Revieved Open Access International Journal

www.ijiemr.org

A MULTILEVEL INVERTER CAPABLE OF POWERFACTOR CONTROL BASED ON POD TECHNIQUE

¹D.RAMESH, ²N.SHIVASHANKAR, ³G.KIRAN

¹Associate Professor, Dept of EEE, Nova College of Engineering and Technology,
Hayathnagar, Rangareddy, TS, India
²Pg scholar, Dept of EEE (PE), Nova College of Engineering and Technology, Hayathnagar,
Rangareddy, TS, India

³Assistant Professor, Dept of EE, Nova College of Engineering and Technology, Hayathnagar, Rangareddy, TS, India

ABSTRACT: Due to the increasing demand on the renewable energy sources, grid connected electrical converter systems are getting additional and additional vital than ever before For grid - connected operation, the electrical converter ought to meet the sub sequent requirements. This paper proposes a replacement multi-level electrical converter topology supported a H-bridge structure with four switches connected to the dc-link. Supported a POD (Phase opposition disposition) modulation methodology, a replacement PWM methodology that requires just one carrier signal is recommended. The switch sequence to balance the electrical device voltage is additionally thought-about. In addition to those, the planned topology needs minimum number of element count to extend range the amount the quantity} of voltage level. Operational principle of the planned electrical converter is verified through simulation.

LINTRODUCTION

With the advent of multilevel inverters, the overall performance of medium and excessive- voltage drives have changed substantially. As the range of voltage tiers increases, the output voltage is in the direction of sine wave with reduced harmonic content material, improving the performance of the force greatly as provided. One of the pioneering works in the field of multilevel inverters is the neutral factor clamped inverter. the alternative hand, the use of multiple isolated dc resources using H-bridges

for plasma stabilization generating more than one voltage stages become presented. The work analyzes the problems with the scheme of cascading multiple rectifiers proposes an answer for balancing the The work provided capacitors. generates more than one voltage levels by switching the load modern via capacitors. Here, the voltage through the capacitors may be maintained at favored fee by means of converting of the route load contemporary via the capacitor



A Peer Revieved Open Access International Journal

www.ijiemr.org

through choosing the redundant states for the identical pole voltage. The paintings combines the concepts of labor provided.Here, the floating capacitor H-bridges are used generate a couple of output voltages. The voltages of the capacitors are maintained at their meant values via switching via redundant states for the same voltage stage. The works cope with factors of the use of cascaded H-bridges and suggest diverse efficient manage algorithms. Modular multilevel converters that are very famous in HVDC programs style of multilevel another are converters which can be used for motor power applications as supplied. The concept of cascading flying capacitor inverter with impartial factor clamped inverter is presented. Similar concept has been made available commercially as ABB ACS 2000. The concept of growing the variety of levels using flying capacitor inverter with cross linked been supplied.An capacitors has thrilling configuration to generate 17 voltage levels using a couple of However the capacitor capacitors. can't be balanced voltages instantaneously. They can be balanced fundamental simplest on the frequency. A single-phase seventeeninverter configuration presented uses huge variety of energy materials and has a floating load. This is more suitable for STATCOM programs. An appealing set of rules

for running seventeen degree inverter has been offered. In the prevailing task, we suggest a new 17- stage inverter formed with the aid of three-degree cascading flying inverter capacitor with floating capacitor H-bridges which makes use of a unmarried dc deliver and derives all of the required voltage levels from it. The performance of the proposed configuration is validated each for experimentally consistent country operation and at some point of transients and the effects are supplied.

II.POWER CIRCUIT TOPOLOGY:

The proposed converter is a hybrid multilevel topology employing a 3stage flying capacitor inverter and cascading it with 3 floating capacitor H-Bridges. The three-phase strength schematic is proven in Fig. 1. The voltages of capacitors AC1, BC1, and CC1 are maintained Vdc/2. at Capacitors AC2, BC2, and CC2 are maintained at voltage degree of Vdc/4. Similarly capacitors AC3, BC3, and CC3 are maintained at voltage degree of Vdc/eight and capacitors AC4, BC4, and CC4 are at voltage maintained stage Vdc/16. Each cascaded H-bridge can either add or subtract its voltage to the voltage generated by using preceding stage. In addition to that, the CHBs also can be bypassed. The resulting inverter pole voltage is the mathematics sum of voltages of each level. The schematic diagram for one



A Peer Revieved Open Access International Journal

www.ijiemr.org

section of the proposed converter is shown in Fig. 2. The switch pairs (AS1, AS1'), (AS2, AS2'), (AS3, AS3'), (AS4, AS4'), (AS5, AS5'), (AS6, AS6'), (AS7, AS7'), (AS8, AS8') are switched complementary fashion with appropriate dead time. Each switch pair has wonderful good judgment states, namely top device is ON (denoted by using 1) or the bottom tool is ON (denoted through zero). Therefore. there are 256 (28)wonderful switching combos possible. Each voltage level may be generated the use of one or more switching states (pole voltage redundancies). By switching through the redundant switching combos (for the same pole voltage), the current thru capacitors may be reversed and their voltages may be managed to their prescribed values. This technique of balancing the capacitor voltages at all load and strength currents factors instantaneously has been determined for 17 pole voltage ranges. They are 0, Vdc/16, Vdc/8, three Vdc/16, Vdc/four, five Vdc/16, three Vdc/eight, 7 Vdc/16, Vdc/2, nine Vdc/sixteen, five Vdc/eight, eleven Vdc/sixteen. 3 Vdc/4. thirteen Vdc/sixteen, 7 Vdc/8, 15 Vdc/sixteen, and Vdc. However, through switching thru all the viable pole voltage switching mixtures, 31 wonderful pole voltage degrees can be generated the use of the proposed topology. In the additional 14 ranges, the voltages

of capacitors may be balanced simplest in a essential cycle.




Figure.1. Three-phase power schematic of the seventeen-level inverter configuration formed by cascading three-level flying capacitor inverter with three H-bridges using a single dc link.




Figure 2. One phase of the 17-level inverter configuration formed by cascading three-level flying capacitor inverter with three H-bridges using a single dc link.

II.SPACE VECTOR CONTROL REGION:

Each pole of the three-phase inverter can generate one of the 17 discrete pole voltage tiers particularly zero, Vdc/16, Vdc/8, three Vdc/sixteen, Vdc/4, five Vdc/sixteen, three



A Peer Revieved Open Access International Journal

www.ijiemr.org

Vdc/eight, 7 Vdc/16, Vdc/2, nine Vdc/sixteen, 5 Vdc/eight, 11 Vdc/16, 3 Vdc/4, 13 Vdc/16, 7 Vdc/8, 15 Vdc/16, and Vdc. For the proposed 3-phase inverter, there is a total of 4913 (173) pole voltage mixtures. while marked on a area vector plane spread throughout 817 awesome space vector places. Each of the 817 space vector locations could have more than one pole voltage combination (segment voltage redundancy) with special not unusual mode voltages.




Figure 3. Switching Redundancies for pole voltage of Vdc/16.

III.IMPLEMENTATION:

Signals for the inverter is provided in Fig. The control algorithm may be whatever like V/f or vector manipulate or any other set of rules which demands a selected set of reference voltage tiers for the three levels. These voltage stages are despatched to degree-shifted provider primarily based area vector PWM technology algorithm carried out in DSP as defined in [24], the output of

that is (fed to FPGA) a set of level information and the PWM signal for each section. This facts is fed to a stage synthesizer which generates the instant stage primarily based on the PWM signal and Fig. 4. Capacitor voltage version with utility redundant states for pole voltage of Vdc/16 for nice modern-day. Fig. 5. Space vector polygon fashioned with the proposed 5-level inverter. extent records. The instantaneous degree statistics is fed to a switching nation generator which generates the perfect switching country primarily based at the demanded degree, the country of capacitor voltages and current. This is accomplished by using implementing the logic described in Table I as a look up table in FPGA.

IV.SIMULATION RESULTS A)EXISTING RESULTS




Figure 4.
MATLAB/SIMULINK diagram of the existing 17 level inverter



A Peer Revieved Open Access International Journal

www.ijiemr.org




Figure 5. Three phase out put voltage of inverter




Figure 6. Three phase current wave form

B) EXTENSION RESULTS




Figure 7
MATLAB/SIMULATION
diagram of proposed17 level
inverter with PV system Based
POD technique




Figure 8.Out put current wave form




Figure 9. pv voltage




Figure 10 FFT analysis of proposed17 level inverter with PV system Based POD technique

CONCLUSION

A new 17-stage inverter configuration formed via cascading a 3-stage flying capacitor and 3 floating capacitor H-bridges has been proposed for the first time. The voltages of every of the



A Peer Revieved Open Access International Journal

www.ijiemr.org

capacitors are managed without delay in few switching cycles in any respect loads and energy factors obtaining high performance output voltages and currents. The proposed configuration uses a unmarried dc hyperlink and derives the alternative voltage tiers from it. This allows returned-to-back converter operation in which power may be drawn and furnished to the grid at prescribed energy element. Also, the proposed PV related 17inverter degree has advanced reliability as well as advanced strength element of the grid primarily technique. based POD Another advantage of the proposed configuration is modularity symmetry in shape which permits the inverter to be extended to extra number of phases like 5-phase and 6phase configurations with the same manipulate scheme.

REFERENCES

- [1] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Appl., vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [2] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28–39, Jun. 2008. [3] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B.Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial

- applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [4] A. M. Massoud, S. Ahmed, P. N. Enjeti, and B. W.Williams, "Evaluation of a multilevel cascaded-type dynamic voltage restorer employing discontinuous space vector modulation," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2398–2410, Jul. 2010.
- [5] S. Rivera, S. Kouro, B.Wu, S. Alepuz,M. Malinowski, P. Cortes, and J. R. Rodriguez, "Multilevel direct power control—a generalized approach for grid-tied multilevel converter applications," IEEE Trans. Power Electron., vol. 29, no. 10, pp. 5592–5604, Oct. 2014.
- [6] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [7] M. Marchesoni, M. Mazzucchelli, and S. Tenconi, "A non-conventional power converter for plasma stabilization," in Proc. IEEE 19th Annu. Power Electron. Spec. Conf. Rec., Apr. 11–14, 1988, vol. 1, pp. 122–129.
- [8] L. Sun, W. Zhenxing, M. Weiming, F. Xiao, X. Cai, and L. Zhou, "Analysis of the DC-Link capacitor current of power cells in cascaded H-bridge inverters for high-voltage drives," IEEE Trans. Power Electron., to be published.
 [9] T. A. Meynard and H. Foch, "Multilevel conversion: High voltage choppers and voltage-source inverters," in Proc.

IEEE 23rd Annu. Power Electron. Spec.



A Peer Revieved Open Access International Journal

www.ijiemr.org

Conf., Jun. 29–Jul. 3, 1992, vol. 1, pp. 397–403.

[10] Z. Du, L.M. Tolbert, J. N. Chiasson, B. Ozpineci, H. Li, and A. Q. Huang, "Hybrid cascaded H-bridges multilevel motor drive control for electric vehicles," in Proc. IEEE 37th Power Electron. Spec. Conf., Jun. 18–22, 2006, pp. 1–6.