

A Peer Revieved Open Access International Journal

www.ijiemr.org

### COPY RIGHT

**2017 IJIEMR**. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 16<sup>th</sup> June 2017. Link :

http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-4

Title: Implementation Of Self-Driven Synchronous Rectifier Based ZVS Ac-Dc Converter Fed Induction Motor Driver.

Volume 06, Issue 04, Page No: 1040 – 1048.

Paper Authors

### \*PYLA GANESH, K VENKATESWARA RAO.

\* Dept of EEE, Baba Institute of Technologies and Sciences, Visakhapatnam.





USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar

Code



A Peer Revieved Open Access International Journal

www.ijiemr.org

### IMPLEMENTATION OF SELF-DRIVEN SYNCHRONOUS RECTIFIER BASED ZVS AC-DC CONVERTER FED INDUCTION MOTOR DRIVER \*Pyla ganesh,\*\* k venkateswara rao

\*PG Scholar, dept of EEE, Baba Institute of Technologies and Sciences, Visakhapatnam, A.P, India. \*\*Assistant Professor, dept of EEE, Baba Institute of Technologies and Sciences, Visakhapatnam, A.P, India. pylaganesh1991@gmail.com kasivenki206@gmail.com

### **ABSTRACT:**

The generalized methodology allows multiphase SDSRs to be designed to replace the multiphase diode rectifiers. Unlike the traditional SR that is designed for high-frequency power converters, the SDSR proposed here can be a direct replacement of the power diode bridges for both low- and high-frequency operations. The SDSR utilizes its output dc voltage to supply power to its control circuit. No start-up control is needed because the body diodes of the power MOSFETs provide the diode rectifier for the initial start-up stage. The generalized method is demonstrated in 2-kW one-phase and three-phase SDSRs for inductive, capacitive, and resistive loads. Power loss reduction in the range of 50%-69% has been achieved for the resistive load. In this project, a soft-switching buck power-factor-correction (PFC) converter for a high-efficiency AC-DC light-emitting diode (LED) driver is proposed. By replacing a freewheeling diode with a self-driven synchronous rectifier (SR), efficiency improvement is achieved due to the reduced conduction loss on the SR. In addition, there is no switching loss on switching devices because zero-voltage-switching (ZVS) operations of both switches are easily performed. Since the SR is self-driven without an additional control circuit, the proposed converter has competitive price. In order to verify efficiency improvement of the proposed converter, it is compared with a conventional critical-conduction-mode (CRM) buck PFC converter. For verifying softswitching and efficiency improvement of the proposed converter, design consideration by using MATLAB/Simulink.

*Index Terms*—Buck-boost converter, LED driver, power factor correction (PFC), synchronous rectifier, zero-voltage-switching (ZVS)

#### **I. INTRODUCTION**

Electric Lighting is an essential part of our lives, and is a major component in energy consumption. The types of lighting devices commonly adopted for electric lighting is the incandescent lamps, the gas-discharge lamps and solid state lighting devices. There are various dimming techniques introduced for different types of lighting devices. For incandescent lamps, dimming is typically performed by controlling the firing angle of a thyristor [1-2].For Gas discharge lamps, dimming technique revolve around the control of voltage level, duty cycle and frequency. For

solid-state lighting devices, the dimming technique is to vary the dc level of the forward current [3].The high efficiency LED system needs the high-efficiency power supply to feed the LED[4]. LEDs are very attractive lighting sources due to their excellent characteristics. Many types of power switching converter used to adapt primary energy sources to the requirements [5]. HB LEDs have been widely accepted because of superior longevity, low-



A Peer Revieved Open Access International Journal

maintenance requirements and improved luminance. For an LED load, a small variation in driving voltage leads to large variation in the LED current. LED current with large ripple will lead to seriously affect the reliability and longevity [6].

On the other hand, a buck PFC converter and a buck-boost PFC converter have high efficiency owing to the simple structure and low output voltage in a LED driver[7]–[9]. These operated in converters usually are the discontinuous conduction mode (DCM) and critical conduction mode(CRM). Among them, CRM control is highly preferred becauseits turn-on switching loss and the diode reverserecovery loss are almost eliminated. In addition, the input filter design is easier than the DCM operation [10]–[12]. Nevertheless, conduction loss of the diode still exists, and it decreases the power conversion efficiency. For this reason, a synchronous rectifier(SR) is proposed to be used instead of a diode. The synchronous rectification controller proposed in uses an auxiliary winding of the transformer for detecting voltage and current. In a Smart Rectifier control, IC and a dual-mode SR controller were used for driving the SR [13]-[15].

#### II.ANALYSIS OF PROPOSED CONVERTER

The circuit diagram of the proposed AC-DC converter is shown in Fig.1. The EMI input filter includes a filter inductor  $L_f$  and a filter capacitor  $C_f$ . The main structure of the proposed AC-DC converter is similar to that of a conventional buck-boost converter, which consists of an input capacitor  $C_{in}$ , an output capacitor  $C_o$ , a buck-boost inductor Lb, and a main switch  $S_m$ , the only difference being that the output diode is replaced with SR Sa. Diodes  $D_{sm}$  and  $D_{sa}$  are the intrinsic body diodes of  $S_m$  and  $S_a$ , respectively. Capacitors  $C_{sm}$  and  $C_{sa}$  denote the parasitic output capacitation of  $S_m$  and  $S_a$ , respectively. For the analysis of the

proposed AC-DC converter in a steady state, several assumptions are made during one switching period Ts. All the semiconductor devices are ideal components except for the output capacitances  $C_{sm}$  and  $C_{sa}$  of  $S_m$  and  $S_a$ , respectively.





Fig.1. Proposed AC-DC converter with a selfdriven synchronous rectifier.





A Peer Revieved Open Access International Journal

www.ijiemr.org

The capacitance of the output capacitor,  $C_o$ , is large enough to consider the output voltage  $V_o$ as a constant. The rectified line voltage  $|v_{iII}|$ is considered as a constant value  $V_{in}$  during a switching period because the switching frequency  $f_{sw}$  is much higher than the line frequency  $f_L$ . The theoretical waveforms of the proposed converter in a switching period Ts are shown in Fig.2. The buck-boost inductor current  $i_{lb}$  varies from its maximum value  $I_{L(max)}$ to its minimum value $I_{L(min)}$ .




Fig.3. Operating modes of proposed converter. The operation of the proposed converter in a switching period is divided into six modes as shown in Fig.3. Before  $t_o$ , the main switch  $S_m$  is turned off, and the synchronous switch  $S_a$  conducts. The inductor current  $i_{lb}$  decreases

linearly and reaches its minimum value  $-I_{L\mbox{ (min)}}$  at  $t_{o.}$ 


**Mode 1 [t<sub>0</sub>-t<sub>1</sub>]:** When switch  $S_a$  is turned off, this mode begins. The parasitic output capacitor  $C_{sa}$  begins charging and Csm begins discharging. By assuming that the capacitances of the parasitic output capacitors,  $C_{sm}$  and  $C_{sa}$ , are very small and the time interval between  $t_0$  and  $t_1$  is very short, the inductor  $i_{Lb}$  current is regarded as a constant value  $I_{L(min)}$ . Voltages  $V_{sm}$  and  $V_{sa}$  vary linearly. The transition time interval  $T_{t1}$  is expressed as follows:

$$T_{t1} = (C_{\rm Sm} + C_{\rm Sa}) \frac{V_{\rm in} + V_o}{I_{L(\rm min)}}$$
(1)

**Mode 2** [ $t_1,t_2$ ]: At  $t_1$ , capacitor  $C_{sm}$  is fully discharged, and voltage  $V_{sm}$  reaches zero when  $D_{sm}$  is turned on. ZVS operation of  $S_m$  is performed because the switch voltage  $V_{sm}$  is zero even before the gate pulse of Sm is applied. Furthermore, gate pulse  $V_{gs_m}$  is applied to the gate to turn switches  $S_m$  on. As the inductor voltage  $V_{Lb}$  is  $V_{in}$ , the inductor current  $i_{Lb}$  increases linearly as follows:

$$i_{\rm Lb}(t) = -I_{L(\min)} + \frac{V_{\rm in}}{L_b}(t-t_1)$$
(2)

**Mode 3** [ $t_2,t_3$ ]: This mode begins when the inductor current  $i_{Lb}$ changes direction from negative to positive. Voltage  $V_{Lb}$  is equal to  $V_{in}$ , and current  $i_{Lb}$  increases linearly with the slope  $V_{in}/V_b$ . At the end of this mode, iLb current reaches its maximum value  $I_{L(max)}$ .



rectifier driver.

$$I_{L(\max)} = -I_{L(\min)} + \frac{V_{\text{in}}}{L_b} T_{\text{on}},$$
(3)



A Peer Revieved Open Access International Journal

www.ijiemr.org

Where  $T_{on}$  is the time interval between  $t_1$  and  $t_3$ . Time  $T_{t1}$  is very short; therefore, it is notconsidered. **Mode 4 [t\_3,t\_4 ]:** When switch  $S_m$  is turned off, this mode begins. The parasitic output capacitor  $C_{sm}$  begins charging, and  $C_{sa}$  begins discharging. By assuming that the capacitances of the parasitic output capacitors,  $C_{sm}$  and  $C_{sa}$ , are very small and the time interval between  $t_3$  and  $t_4$  is very short, the inductor current  $i_{Lb}$  is regarded as a constant value  $I_{L(max)}$ . Voltages  $V_{sm}$  and  $V_{sa}$  vary linearly. The transition time interval  $T_{t2}$  is expressed as follows:

$$T_{t2} = (C_{\rm Sm} + C_{\rm Sa}) \frac{V_{\rm in} + V_o}{I_{L(\rm max)}}.$$
 (4)

**Mode 5** [ $t_4,t_5$ ]: At t4, capacitor  $C_{sa}$  is fully discharged, and voltage  $V_{sa}$  reaches zero when  $D_{sa}$  is turned on. ZVS operation of  $S_a$  is performed because the switch voltage  $V_{sa}$  is zero even before the gate pulse of Sa is applied. Furthermore, gate pulse  $V_{gs_a}$  is applied to the gate to turn switches  $S_a$  on. As the inductor voltage  $V_{Lb}$  is-Vo, the inductor current  $I_{Lb}$  decreases linearly as follows

$$i_{\rm Lb}(t) = I_{L(\max)} - \frac{V_o}{L_b}(t - t_4)$$
 (5)

**Mode 6** [ $t_5,t_6$ ]: This mode begins when the inductor current  $I_{Lb}$ changes direction from positive to negative. Voltage  $V_{Lb}$  is equal to –  $V_o$ , and current  $i_{Lb}$ decreases linearly with the slope of  $V_o/L_b$ . At the end of this mode, current  $i_{Lb}$ reaches its minimum value- $I_{L(min)}$ . where  $T_{off}$  is the time interval between  $t_4$  and  $t_6$ . Time  $T_{t2}$  is very short; therefore, it is not considered.

$$-I_{L(\min)} = I_{L(\max)} - \frac{V_o}{L_b} T_{\text{off}},$$
 (6)

#### III. ANALYSIS OF SELF-DRIVEN SR CIRCUIT

The circuit diagram of the proposed self-driven SR driver is shown in Fig.4. The SR driver is composed of three resistors:  $R_1$ ,  $R_2$  and  $R_3$ ; diodes:  $D_1$  and  $D_2$ ; capacitors:  $C_1$  and  $C_2$ ; a

transistor  $Q_1$ ; and a MIC4427 MOSFET driver. The auxiliary control power is bootstrapped from the main control power +V<sub>cc</sub>. Diode D<sub>2</sub>is used as a bootstrap diode. Diode D<sub>1</sub>is employed to detect the polarity of the switch voltage V<sub>sa</sub>. Resistors and R<sub>2</sub>and R<sub>3</sub> transistor Q<sub>1</sub>are used to obtain high and low signals according to the polarity of V<sub>sa</sub>. Furthermore, the collector emitter voltage V<sub>ce</sub>is applied to MIC4427 for driving the SR.




Fig.5. Theoretical waveforms of proposed SR driver.

For generating the dead time in the proper ZVS operation of  $S_a$ , a small capacitance  $C_1$  is added to the SR driver. In addition, a small resistance R1 is added to compensate for the difference in the forward voltage drop  $V_{F(D1)}$  and the base-emitter saturation voltage  $V_{be(sat)}$ . The basic operation of the SR driver is as follows. When voltage  $V_{sa}$  is negative, diode  $D_1$  conducts and the base-emitter voltage  $V_{be}$  becomes lower than  $V_{be(sat)}$ . Thus, the turn-on gate pulse from MIC4427 is applied to  $S_a$ . For the analysis of the proposed SR driver in a steady state, several assumptions are made during one switching period Ts. Capacitor  $C_2$  is large enough to consider the control power  $V_{aux}$  as a constant.



A Peer Revieved Open Access International Journal

www.ijiemr.org

Diode D<sub>1</sub>is an ideal component. Transistor Q<sub>1</sub>acts as a switching device, not as a signal amplifier. In addition, the base-emitter input capacitor and collect-emitter output capacitor are not considered. Switch Sais an ideal component, except for the drain-source onresistance R<sub>DS(on)</sub>. The theoretical waveforms of the proposed SR driver in a switching period Ts are shown in Fig.5. All the operating modes of the proposed SR driver are shown in Fig.6. Before  $t_0$ , switch S<sub>a</sub> is turned on, and diode D<sub>1</sub> conducts. The base-emitter voltage V<sub>be</sub>increases linearly and reaches its baseemitter saturation voltage  $V_{be(sat)}$  at  $t_0$ .

**Mode A** [ $t_0, t_a$ ]: When voltage V<sub>be</sub>becomes V<sub>be(sat)</sub>, transistor Q<sub>1</sub> is saturated, and this mode begins. The corrector emitter voltage Vce is equal to its saturation voltage V<sub>ce(sat)</sub> because Q<sub>1</sub> is in the saturation region, and switch S<sub>a</sub> is turned off.

**Mode B**  $[t_a, t_b]$ : At  $t_a$ , the main switch  $S_m$  is turned off, and the inductor current flows through the body diode  $D_{sa}$ . In




Fig.6. Operating modes of proposed SR driver.

This mode, the switch voltage Vsa is clamped as the forward voltage drop of the body diode- $V_{FD(sa)}$ . In addition, diode D1 is turned on with the forward voltage drop  $V_{F(D1)}$ . The base emitter voltage Vbe and voltage  $V_{R1}$  are also constant as the minimum voltage  $V_{be(min)}$  and the maximum voltage $V_{R1(max)}$ , respectively, because  $V_{sa}$  and  $V_{D1}$  are constant.

$$V_{be(\min)} = V_{F(D1)} + V_{R1(\max)} - V_{F(DSa)}, \qquad (7)$$
$$V_{aux} - V_{be(\min)}$$

$$V_{R1(\max)} = R_1 \frac{v_{aux} - v_{be(\min)}}{R_2} \tag{8}$$

Transistor Q1 enters the breakdown region, because voltage  $V_{be}$  is lower than  $V_{be(sat)}$ , and the corrector-emitter voltage  $V_{ce}$  increases nonlinearly with the time constant of the RC circuit, which consists of  $V_{aux}$ ,  $R_3$  and  $C_1$ .

$$v_{\rm ce}(t) = V_{\rm aux} \left( 1 - e^{-\frac{t}{R_3 C_1}} \right)$$
 (9)

**Mode C** [ $t_b, t_c$ ]: When the collect-emitter voltage Vce is higher than V<sub>IH</sub>, which is the logic 1 input voltage of the MOSFET driver, gate pulse V<sub>gs\_a</sub> is applied to switch S<sub>a</sub>. In this mode, switch S<sub>a</sub> is expressed as a parallel circuit of R<sub>DS(on)</sub>and D<sub>Sa</sub> . base-emitter voltage  $v_{be}(=v_{D1}+v_{R1}+v_{Sa})$  is expressed as follows

$$v_{\rm be}(t) = V_{F(D1)} + R_1 \cdot i_{R2}(t - t_b) + R_{\rm DS(on)} \cdot i_{\rm Sa}(t - t_b).$$
(10)

Furthermore, currents  $i_{R2}$  and  $i_{Sa}$  are obtained as

$$i_{R2}(t) = \frac{V_{\text{aux}} - v_{\text{be}}(t - t_b)}{R_2},$$
 (11)

$$i_{\rm Sa}(t) = -I_{L({\rm max})} + \frac{V_o}{L_b}(t - t_b)$$
 (12)

**Mode D** [ $t_c$ ,  $t_d$ ]: At, switch current changes direction from negative to positive. Switch conducts because the base emitter voltage is still lower than, and its current increases linearly until is equal to . Switch continuously conducts owing to the difference in the forward voltage drop and the base-emitter saturation voltage, and it is the key feature in the ZVS operation of the main switch. When the difference in and is equal to the sum of and,



A Peer Revieved Open Access International Journal

www.ijiemr.org

this mode ends, and switch is turned off. A small resistance is added to compensate for the difference in and because the drain-source onresistance is constant according to the MOSFET, and it is related to the system efficiency. In this mode, voltage and current are similar to those mentioned in (10), (11), and (12). At the end of this mode, voltage and current are expressed as follows:

$$V_{\rm be(sat)} = V_{F(D1)} + R_1 \cdot i_{R2}(t_d) + R_{\rm DS(on)} \cdot i_{\rm Sa}(t_d)$$
(13)

$$i_{R2}(t_d) = \frac{V_{\text{aux}} - V_{\text{be(sat)}}}{R_2},$$
 (14)

$$i_{\rm Sa}(t_d) = \frac{V_o}{L_b} \Delta t_1. \tag{15}$$

Where is the time interval between and . By substituting (14) and (15) into (13), the time interval is expressed as

$$\Delta t_1 = \left(\frac{R_1 + R_2}{R_2} V_{\text{be(sat)}} - V_{F(D1)} - \frac{R_1}{R_2} V_{\text{aux}}\right) \times \frac{L_b}{V_o \cdot R_{\text{DS(on)}}}.$$
(16)

Therefore, the time interval, which is related to the ZVS operation, is easily controlled by adjusting resistance .In the proposed converter, the ZVS conditions for and are expressed as

$$T_{dead-time} < T_{ZVS\_Sm},$$
(17)  
$$T_{dead-time} < T_{ZVS\_Sa}.$$

$$T_{dead-time} < T_{ZVS\_Sa}, \tag{18}$$

Where is the dead time of switches and for a proper ZVS operation, and and are the times when each switch is reverse-biased and the reverse current flows through the intrinsic body diode of each switch. The gate pulse should be applied to each switch after voltage or has decreased to zero and before the current flowing though the intrinsic body diode changes its direction. Thus, the dead time should be considered. The ZVS operation of is always satisfactory because is sufficiently longer than. By assuming that the time interval between and




Fig.7. Theoretical Waveforms of Rectified Input Line Voltage, Input Current, and Inductor Current in a Line Period.

#### **IV.INDUCTION MOTOR**

Induction Motor (IM) An induction motor is an example of asynchronous AC machine, which consists of a stator and a rotor. This motor is widely used because of its strong features and reasonable cost. A sinusoidal voltage is applied to the stator, in the induction motor, which results in an induced electromagnetic field. A current in the rotor is induced due to this field, which creates another field that tries to align with the stator field, causing the rotor to spin. A slip is created between these fields, when a load is applied to the motor. Compared to the synchronous speed, the rotor speed decreases, at higher slip values. The frequency of the stator voltage controls the synchronous speed [12]. The frequency of the voltage is applied to the stator through power electronic devices, which allows the control of the speed of the motor. The research is using techniques, which implement a constant voltage to frequency ratio. Finally, the torque begins to fall when the motor reaches the synchronous speed. Thus, induction motor synchronous speed is defined by following equation,


$$n_s = \frac{120f}{p}$$



A Peer Revieved Open Access International Journal

www.ijiemr.org

Where f is the frequency of AC supply, n, is the speed of rotor; p is the number of poles per phase of the motor. By varying the frequency of control circuit through AC supply, the rotor speed will change.



motor.




Fig.9.Simulation Waveforms At Vin=100,Input Voltage (Vin) And Current(Iin).




Fig.10.Switch Voltage (Vgsm) And Current(Igsm).




Fig.11.Switch Voltage (Vgs\_a) and Current (Igsa).




Fig.12.Output Voltage.

#### V.MATLAB/SIMULATION RESULTS




Fig.8.Matlab/Simulation Model of Proposed AC-DC Converter with a Self-Driven Synchronous Rectifier.



A Peer Revieved Open Access International Journal





Fig.13.Simulation Waveforms at Vin=240, Input Voltage (Vin) and Current (Iin).



Current(Igsm).




Fig.15.Switch Voltage (Vgs\_a) and Current (Igsa).





Fig.16.Output Voltage.



www.ijiemr.org

Fig.17. Matlab/Simulation Model of a Self-Driven Synchronous Rectifier with Induction motor drive.




Fig.18.Capacitor voltage, torque and speed of Self-Driven Synchronous Rectifier with Induction motor drive.

#### **VI.CONCLUSION**

In this paper, a ZVS AC-DC LED driver using a self-driven SR has been proposed. In the proposed converter, ZVS operation of both and is performed. In addition, by using a self-driven SR driver, the conduction loss of the output rectifier is significantly reduced, and high efficiency is achieved. Moreover, the power factor is also improved by means of the time interval. The Proposed AC-DC Converter with a self-driven Synchronous Rectifier with DC Motor. DC motor application based on this paper we can performer the speed-torque characteristics.



A Peer Revieved Open Access International Journal

www.ijiemr.org

#### REFERENCES

[1] M. Arias, D. G. Lamar, F. F. Linera, D. Balocco, A. A. Diallo, and J. Sebastian, "Design of a soft-switching asymmetrical halfbridge converter as second stage of an LED driver for street lighting application," IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1608–1621, Mar. 2012.

[2] S. Saponara, G. Pasetti, N. Costantino, F. Tinfena, P. D. Abramo, and L. Fanucci, "A flexible LED driver for automotive lighting appli cations: IC design and experimental characterization," IEEE Trans.Power Electron., vol. 27, no. 3, pp. 1071–1075, Mar. 2012.

[3] Y.-T. Hsieh, B.-D. Liu, J.-F. Wu, C.-L. Fang, H.-H. Tsai, and Y.-Z. Juang, "A highdimming-ratio LED driver for LCD backlights," IEEETrans. Power Electron., vol. 27, no. 11, pp. 4562–4570, Nov. 2012.

[4] S.-J. Choi and T.-H. Kim, "Symmetric current-balancing circuit for LED backlight with dimming," IEEE Trans. Ind. Electron., vol. 59, no. 4, pp. 1698–1707, Apr. 2012.

[5] J. Cardesin, J. Ribas, J. G.-Garcia, M. R.-Secades, A. J. Calleja, E. L. Corominas, and M. A. D. Costa, "LED permanent emergency lighting system based on a single magnetic component," IEEE Trans. PowerElectron., vol. 24, no. 5, pp. 1409–1416, May 2009.

[6] S. Y. Hui, S. N. Li, X. H. Tao, W. Chen, and W. M. Ng, "A novel pas sive offline LED driver with long lifetime," IEEE Trans. Power Electron., vol. 25, no. 10, pp. 2665–2672, Oct. 2010.

[7] Y.-C. Li and C.-L. Chen, "A novel primaryside regulation scheme for single-stage highpower-factor AC-DC LED driving circuit," IEEETrans. Ind. Electron., vol. 60, no. 11, pp. 4978–4986, Nov. 2013.

[8] C. Zhao, X. Xie, and S. Liu, "Multioutput LED drivers with precise passive current balancing," IEEE Trans. Power Electron., vol. 28, no. 3, pp. 1438–1448, Mar. 2013.

[9] H.-L. Cheng, Y.-C. Hsieh, and C.-S. Lin, "A novel single-stage high power-factor AC/DC converter featuring high circuit efficiency," IEEETrans. Ind. Electron., vol. 58, no. 2, pp. 524–532, Feb. 2011.

[10] Y.-T. Huang, Y.-T. Chen, Y.-H. Liu, H.-C. Hsiao, and W.-T. Tsai, "Compact-size and high-conversion-efficiency regulator for alter nating-current-operated light-emitting diodes," IEEE Trans. Ind.Electron., vol. 58, no. 9, pp. 4130–4135, Sep. 2011.

[11] D. G. Lamar, M. Arias, A. Rodriguez, A. Fernandez, M. M. Her nando, and J. Sebastian, "Design-oriented analysis and performance evaluation of a low-cost high-brightness LED driver based on flyback power factor corrector," IEEE Trans. Ind. Electron., vol. 60, no. 7, pp. 2614–2626, Jul. 2013.

[12] S.-C. Moon, G.-B. Koo, and G.-W. Moon, "A new control method of interleaved singlestage flyback AC-DC converter for outdoor LED lighting systems," IEEE Trans. Power Electron., vol. 28, no. 8, pp. 4051–4062, Aug. 2013.

[13] X. Xie, J. Wang, C. Zhao, Q. Lu, and S. Liu, "A novel output current estimation and regulation circuit for primary side controlled high power factor single-stage flyback LED driver," IEEE Trans. Power Electron., vol. 27, no. 11, pp. 4602–4612, Nov. 2012.

[14] H.-H. Chou, Y.-S. Hwang, and J.-J. Chen, "An adaptive output current estimation circuit for a primary-side controlled LED driver," IEEE Trans. Power Electron., vol. 28, no. 10, pp. 4811–4819, Oct. 2013.

[15] X. Xie, C. Zhao, L. Zheng, and S. Liu, "An improved buck PFC converter with high power factor," IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2277–2284, May 2013.