



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT



ELSEVIER
SSRN

2019IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 4th Sept 2019. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-09](http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-09)

Title **A NOVEL APPROACH FOR 49-LEVEL STACKED DRIVES FOR INVERTER TOPOLOGY**

Volume 08, Issue 09, Pages: 325–336.

Paper Authors

J UMA MAHESWARI, V SWATHI, D NAVYA PRAVALIKA

Anu Bose Institute of Technology K.S.P Road, New paloncha, Bhadradi Kothagudem, Telangana, India



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

A NOVEL APPROACH FOR 49-LEVEL STACKED DRIVES FOR INVERTER TOPOLOGY

J UMA MAHESWARI¹, V SWATHI², D NAVYA PRAVALIKA³

^{1,2,3}UG Students, Dept. of Electrical and Electronics Engineering, Anu Bose Institute of Technology
KSPRoad, NewPaloncha, Bhadradi Kothagudem, Telangana, India.

umamaheswarujukanti@gmail.com¹, swathi24051998@gmail.com², pravallikadatra333@gmail.com³

Abstract:- This article proposes a novel approach for 49-level stacked inverter topology for drives. The 49 levels are cultivated by stacking three 17-level inverters. All of the 17-level inverter is made by falling a flying capacitor inverter with 3 capacitor supported H-ranges. The conduction count can be diminished by making the FC and the three full H-ranges (CHBs) standard to the DC interface in each stage using selector switches in them. These selector changes need to work at essential recurrence as it were. Additionally the gadgets need to square low voltages. Henceforth MOSFETs can be utilized. This topology requires three DC sources, each of $V_{dc}/6$ no one but, which can be supplanted with stacked batteries for electric vehicle applications. It decreases in the DC voltage prerequisite is accomplished by utilizing a typical symmetric six stage enlistment engine (IM) with parallel association of the contrary stage windings. All the drifting capacitors in the topology can be adjusted regardless of any regulation list, burden power factor. Because of the high number of voltage levels, closest level control can be utilized rather than heartbeat width tweak, which decreases the exchanging misfortunes. The dv/dt during the inverter activity is likewise less. Nitty gritty exploratory outcomes at various paces of activity and during homeless people guarantee that the novel topology can be a practical choice for high power flexible speed drives.

Index Terms:- Induction Motor Drive, Multilevel Converter (MLC), Topology, Cascaded H-bridge, Flying Capacitor Inverter, Nearest Level Control (NLC).

I. INTRODUCTION

Here in staggered inverters (MLI) have gone far since the innovation of nonpartisan point braced MLI [1]. The upsides of NPC incorporate diminished rating of switches and improved symphonious execution. Later FC was presented where high number of voltage levels was accomplished through a few charged capacitors [2]. Dynamic NPCs (ANPC) were then acquainted with level the misfortunes semiconductor switches [3]. As the quantity of voltage levels is expanded, NPC experienced impartial point adjusting issues and the utilization of extra power diodes. In FC likewise, the quantity of

flying capacitors definitely expanded and additionally wound up complex. Full H-connect topologies are presented which don't have the above downsides. Be that as it may, it required extra a few disengaged DC hotspots for producing high no. of voltage levels [4]. The cumbersome modifiers related with the frontend DC supplies make it a less reasonable alternative. Numerous Hybrid topologies are presented concentrating on improving the quantity of voltage levels. In [5], a 7-level topology is created by broadening the possibility of ANPCs. A diminished gadget tally seven

level mixture topology is examined in [6]. A 9-level MLI sustaining an open finished winding IM is broke down in [7]. A 17-level inverter with single DC connect, created by falling a FC with three CHBs is depicted in [8]. Additionally research has proceeded onward which wipes out low request music relying upon the quantity of sides. To accomplish a close. In three unbalanced DC sources are utilized and a methodology utilizing the volt second equalization is utilized to discover the changing edges to change to the following adjoining voltage level. In a continuous calculation for acquiring the exchanging points is dissected for getting a stage regulation. Comparative investigation is accomplished for staggered converters with differing voltage ventures in. Both of the above calculations don't go through any look tables. In any case, their continuous application should be checked for still bigger number of voltage levels in light of the fact that the changing edges to be registered increments with increment in the quantity of voltage levels. In a space vector approach for changing to the closest examined reference vector is talked about for a 11 level inverter. The partner of this space vector approach for the closest level exchanging is talked about in and this is ordinarily called as closest level control (NLC). In a superior torque and transition control of staggered encouraged IM drive is talked about which uses the closest level exchanging. NLC is carefully not a regulation method. It just changes to the shaft voltage levels closest to the examined estimation of the regulating signal. Because of the enormous number of voltage levels, the related blunder in acquiring the tested vector is irrelevant. Likewise because of the high caliber of yield voltage, torque swell is profoundly decreased and the drive does not require any extra channel. Another

technique for producing inalienable capacitor adjusting. Here every one of the 5-level inverter has a DC wellspring of $V_{dc}/2$. In , the stacking strategy to assemble a 49-level inverter with diminished gadget check is examined. The stacking technique was stretched out to a six stage IM drive in. It was appeared in six stage IM drive that a solitary DC source would get the job done, through legitimate choice of exchanging state redundancies that guarantees, in an exchanging interim, normal midpoint current winds up zero.




Figure 1: Reduced gadget tally stacked 49-level inverter topology for stage 'A' by falling a FC with three CHBs and stacking them utilizing selector switches.

In this investigation work, a completely unique 49-level electrical converter topology through stacking 3 17-level inverters every of $V_{dc}/3$ (which are often reduced to $V_{dc}/6$ if a six section machine reconfigured as a 3 section machine is used) is planned. The dv/dt connected with the electrical converter voltages square measure furthermore less. thanks to the low voltage DC sources want at side, they'll be displaced with stacked batteries. It will notice applications in electrical vehicles. All of the 17-level electrical converter is formed by falling a FC with 3 CHBs [8]. For stacking, selector switches square measure used, that lessens the gismo check. The forty nine levels ends up in a thick area vector structure for the straight guideline extend and after the area vector zone nearest to the

reference area vector are often used, that's the NLC [15], [16], helper of the area vector approach are often accustomed deliver the pole voltages that diminishes the mercantilism incidents. From currently on this drive are going to be unusually charming for top management applications.

II. INVERTER TOPOLOGY AND ITS FEATURES

A. Stacked Operation

The stacked action to get higher range of voltage levels is mentioned in [18], [20] within sight its numerous options, for 3 section and 6 section IM drives. The higher than work showed the stacked movement for 2 stackings. This work extends it 3|to 3|to a few} stackings with three DC sources as showed up in Fig. 1. The 3 DC sources is shrunken to $V_{dc}/6$ (as opposition $V_{dc}/3$) if a six section IM is employed during a 3 section contorting arrange by interfacing the a hundred and eighty deg reverse windings in parallel course of action with affordable furthest purpose as showed up in Fig. 2(b). this may reduce the DC interface voltage want at forepart in lightweight of the manner that, for a comparable power yield from a 3 section IM and a six section IM, a six section machine wants solely a large a part of the DC associate voltage. specifically once the DC interface voltage diminishes altogether, the apparent voltages of the capacitors within the FC and therefore the 3 CHB modules reduces considerably and currently MOSFETs is used that improves the adequacy of the drive. it's to be seen that the present through all of the parallel turning (I_{a1a2} in Fig. 2(b))

is $1/2$ the precise stage current (I_a).




Figure 2. (an) A symmetric six phase IM windings ousted by 60 deg. (b) Reconfigured symmetric six phase turning as a three phase winding. as documented beforehand, the 49-level electrical converter is formed by stacking 3 17-level inverters. All of the 17-level electrical converter is formed by falling a FC with 3 capacitance strengthened HBridges [8]. Here to diminish the gadget count, the 17-level electrical converter is formed typical and therefore the electric switch is joined between the DC interface and therefore the 17-level electrical converter in every part as showed up in Fig.1. The four capacitors in every stage should be maintained at $V_{dc}/12$, $V_{dc}/24$, $V_{dc}/48$ and $V_{dc}/96$. so the voltage rating of the switches in FC is $V_{dc}/6$ and therefore the voltage evaluations of the switches in HB-1, HB-2 and HB-3 (showed up in Fig. 1) area unit $V_{dc}/24$, $V_{dc}/48$ and $V_{dc}/96$ individually. The switches S1-S1', S2-S2'.....S8-S8' add a correlative structure. intrinsically acceptable deadband should run between them. due to the low voltage assessments of the switches, MOSFETs is used that improves the profitableness on a really basic level. The selector switches relates the 17-level electrical converter to the affordable DC wellspring of $V_{dc}/6$ relying upon the pole voltage needed at any minute. The voltage rating of the selector switches is $V_{dc}/6$ for the switches SS1, SS2, SS4, SS5, SS6 and SS8 but switches SS3 and SS7 should be evaluated for $V_{dc}/3$. The switches SS1SS4, SS6-SS8, SS3-SS5, SS2-

SS7 should be worked in an important structure. so once more acceptable deadband should run between them. The capacitance voltage modifying within the 17-level electrical converter is finished exploitation the post voltage redundancies connected with all of the pole voltages. All of the capacitors contains a skillfulness band delineate within that the voltages have to be compelled to lie throughout the movement of the electrical converter. Fig. three exhibits the dynamic of capacitance voltages exploitation the commercialism state redundancies for shaft voltage of 28Vdc/96. to attain post voltage of 28Vdc/96, only the center DC supply have to be compelled to be used. Hereafter simply SS4, SS2, SS5, SS6 area unit ON from among the selector switches throughout this post voltage. Fig. 3(a) shows the discharging of C1 and C2 throughout shaft voltage of 28Vdc/96. C1 is charged exploitation redundancy showed up in Fig. 3(b) anyway it discharges C2 any. To charge C2, overabundance showed up in Fig. 3(c) is employed. the various capacitors in stage 'An' area unit unaffected once this post voltage is associated. much identical technique is wont to alter all of the capacitors within the obstruction band within the topology. Here the capacitance voltages area unit balanced in 2 or 3 testing intervals and is solidly compelled by keeping the capacitance on the movement of current or against the movement of current in every examining break, as in an exceedingly flying capacitance topology. therefore merely the capacitance voltage level and course of current stream is needed to choose the commercialism state redundancy to charge management the capacitance. a section of the references what is more address this issue, for low surprised structures, as documented within the [6],

[8]. This dynamic computation depends upon the commercialism state redundancies of the post voltage levels and therefore real for any operating techniques for the motor or transient conditions. For the 49-level electrical converter, Table-I shows one amongst solely a couple few commercialism state redundancies to attain all of the forty nine shaft voltage levels close its impact on the capacitance voltages for positive heading of current stream from the electrical converter to the machine terminal. The movement of the electrical converter is in line with the related . The electrical converter has to create post voltages (VAN) from zero, Vdc/96, 2Vdc/96, 3Vdc/96... up to 48Vdc/96. The voltage VXY is regularly maintained at Vdc/6 through the action of the selector switches. therefore the 17-level electrical converter dependably creates post voltages (VAY) from zero, Vdc/96, 2Vdc/96...upto 16Vdc/96 with reference to Y. The potential at Y regarding N (VYN) will take 3 characteristics, 0, Vdc/6 and Vdc/3 relying upon the short estimation of the modifying signal that is explained beneath. The tweaking sign is scaled to crest estimation of forty eight starting from zero. For the piece of the tweaking sign turned ON and also the 17-level electrical converter is related to the lower DC supply (VO2N) wherever in VYN = zero. once it ranges from sixteen to thirty two, the switches turned ON, throughout that the 17level electrical converter is related to the middle DC supply (VO1O2) wherever in VYN = Vdc/6. what is a lot of, for the remainder of the part from 32 to 48, the switches SS1, SS2, SS3 are turned ON and also the 17-level inverter is related to the higher DC source (VPO1) whereby




Figure 3. Capacitor voltage adjusting utilizing exchanging stateredundancies for shaft voltage of 28Vdc/96. Exchanging state is characterized as SS4SS2SS5SS6S1S2S3S4S5S6S7S8. '1' shows switch is ON and '0' demonstrates turn is OFF.

$$V_{YN} = V_{dc}/3.$$

The 49-level inverter can likewise be created by stacking six 9-level inverters utilizing diverse course of action of selector switches as appeared in Fig. 4. Here the frontend DC sources required is decreased to Vdc/12, which can be acknowledged utilizing stacked battery cells. Thus it will discover applications in electric vehicles which are additionally sustained from stacked battery




Figure 4. Diminished gadget check 49-level inverter created by stacking six 9-level inverters, prompting low voltage frontend DC wellsprings of Vdc/12.

Table I: SWITCHING STATES TO ACHIEVE THE 49-POLE VOLTAGE LEVELS WITH THEIR EFFECT ON THE CAPACITOR VOLTAGES

Sl No	V_{AN}	Switching States	C1	C2	C3	C4
1	0	11100000-00000000	U	U	U	U
2	$V_{dc}/96$	11100000-00000001	U	U	U	D
3	$2V_{dc}/96$	11100000-00000100	U	U	D	U
4	$3V_{dc}/96$	11100000-00000101	U	U	D	D
5	$4V_{dc}/96$	11100000-00010000	U	D	U	U
6	$5V_{dc}/96$	11100000-00010001	U	D	U	D
7	$6V_{dc}/96$	11100000-00010100	U	D	D	U
8	$7V_{dc}/96$	11100000-00010101	U	D	D	D
9	$8V_{dc}/96$	11100000-10000000	D	U	U	U
10	$9V_{dc}/96$	11100000-01000001	D	U	U	D
11	$10V_{dc}/96$	11100000-01000100	D	U	D	U
12	$11V_{dc}/96$	11100000-01000101	D	U	D	D
13	$12V_{dc}/96$	11100000-01010000	D	D	U	U
14	$13V_{dc}/96$	11100000-01010001	D	D	U	D
15	$14V_{dc}/96$	11100000-01010100	D	D	D	U
16	$15V_{dc}/96$	11100000-01010101	D	D	D	D
17	$16V_{dc}/96$	11100000-11000000	U	U	U	U
18	$17V_{dc}/96$	01011100-00000001	U	U	U	D
19	$18V_{dc}/96$	01011100-00000100	U	U	D	U
20	$19V_{dc}/96$	01011100-00000101	U	U	D	D
21	$20V_{dc}/96$	01011100-00010000	U	D	U	U
22	$21V_{dc}/96$	01011100-00010001	U	D	U	D
23	$22V_{dc}/96$	01011100-00010100	U	D	D	U
24	$23V_{dc}/96$	01011100-00010101	U	D	D	D
25	$24V_{dc}/96$	01011100-10000000	D	U	U	U
26	$25V_{dc}/96$	01011100-01000001	D	U	U	D
27	$26V_{dc}/96$	01011100-01000100	D	U	D	U
28	$27V_{dc}/96$	01011100-01000101	D	U	D	D
29	$28V_{dc}/96$	01011100-01010000	D	D	U	U
30	$29V_{dc}/96$	01011100-01010001	D	D	U	D
31	$30V_{dc}/96$	01011100-01010100	D	D	D	U
32	$31V_{dc}/96$	01011100-01010101	D	D	D	D
33	$32V_{dc}/96$	00001011-11000000	U	U	U	U
34	$33V_{dc}/96$	00001011-00000001	U	U	U	D
35	$34V_{dc}/96$	00001011-00000100	U	U	D	U
36	$35V_{dc}/96$	00001011-00000101	U	U	D	D
37	$36V_{dc}/96$	00001011-00010000	U	D	U	U
38	$37V_{dc}/96$	00001011-00010001	U	D	U	D
39	$38V_{dc}/96$	00001011-00010100	U	D	D	U
40	$39V_{dc}/96$	00001011-00010101	U	D	D	D
41	$40V_{dc}/96$	00001011-10000000	D	U	U	U
42	$41V_{dc}/96$	00001011-01000001	D	U	U	D
43	$42V_{dc}/96$	00001011-01000100	D	U	D	U
44	$43V_{dc}/96$	00001011-01000101	D	U	D	D
45	$44V_{dc}/96$	00001011-01010000	D	D	U	U
46	$45V_{dc}/96$	00001011-01010001	D	D	U	D
47	$46V_{dc}/96$	00001011-01010100	D	D	D	U
48	$47V_{dc}/96$	00001011-01010101	D	D	D	D
49	$48V_{dc}/96$	00001011-11000000	U	U	U	U

Note: Switch states defined as (SS1SS2SS3SS4SS5SS6SS7SS8—S1S2S3S4S5S6S7S8). ‘1’ indicates switch is ON and ‘0’ indicates switch is OFF.

B. Nearest Level Control

Nearest Level Control or its space vector partner is utilized when the quantity of produce is very high [15], [16]. In a regular space vector PWM, the examined vector is arrived at the midpoint of out in an inspecting time with the three adjoining vectors which structures the triangle, wherein the tip of the tested vector lies yet when there are enormous number of voltage levels, very thick as appeared in Fig. 7 for the 49-level invert topology and the inspected vector lies in all respects near the genuine space vector area. So the closest space vector area is changed prompting just an exceptionally little stator transition swell vector [22] which means that the voltage THD. The execution of the NLC is talked about




Fig5. Nearest Level Control accomplished by changing to the closest accessible voltage level 'n' represents the greatest number of reachable post beneath. The testing recurrence is taken as indispensable numerous of the working recurrence. The examples per cycle are taken as a various of 6 to have both 3-stage and half wave symmetry. As referenced previously, the regulating sign is scaled from 0 to 48. The tested adjusting sign worth is part into a fundamental and fragmentary part where the necessary part is the most minimal whole number not exactly or equivalent to the

inspected worth. The partial part chooses whether to change to the following neighboring voltage level or stay in the present voltage level. Contingent upon the post voltage level, capacitor voltage status and the present bearing, fitting exchanging state repetition is chosen. This exchanging state repetition guarantees that the capacitor voltages are well inside the resistance band in each examining interim. A similar procedure is accomplished for all the shaft voltage levels utilizing DSP and FPGA and the inverter produces the required number of post voltage levels relying upon the speed order.

C. Switching Loss

The mercantilism mishap connected with the electrical converter is attributable to the setbacks on account of the switchings within the selector switches, the FC and also the 3 CHBs. The switchings within the selector switches square measure the smallest amount and also the switchings will increase from the FC to the 3 CHBs however the interference voltages reduces basically on moving from FC to the CHBs. therefore the mercantilism adversities square measure controlled




Figure 6. Selector switches, FC and the H-bridges (Fig. 1) switching losses at various frequencies of operation.

The quantity of shaft voltage exchanging's at various frequencies of activity for the for stage 'An' are classified in Table-II. The general misfortunes of the inverter for various 7.5KW, 415V framework is considered in the reenactment for

computation of the exchanging misfortunes. The exchanging vitality misfortune (ESW) related with the MOSFET can be determined utilizing the formulae,

$$E_{SW} = \frac{V_b \cdot i(t)}{2} \cdot (t_{S(L-H)} + t_{S(H-L)})$$

V_b is the blocking volatge of the switch and $i(t)$ is the




Figure 7. Highly dense space vector (SV) structure of 49-level inverter topology for 60deg (sector-1). Dots

indicate the SV locations. $OA = V_{dc}$

Quick estimation of the current. individually is considered for the misfortune computation. From the datasheet, the progress times, $t_{S(L-H)}$ and $t_{S(H-L)}$ are noted. Point by point technique on the most proficient method to ascertain the MOSFET misfortunes is given in [17]. ESW determined over cycle, is partitioned by the essential time frame to get the power misfortune. It very well may be seen from Fig.6 that the exchanging misfortune related with the selector switches, which need hinder the most elevated voltage ($V_{dc}/6$), is the least. The misfortunes related with different modules are practically identical since the modules with the most elevated switchings need to hinder the least voltage, as obvious from Table-II. For diminishing the conduction misfortunes in such topologies, where the yield waveforms are almost sinusoidal with less switchings, gadgets with extremely low R_{ds-on} like the SiC based gadgets must be considered or the

ease MOSFETs can be paralleled which additionally bring about decreased conduction misfortunes. The warmth sink configuration depends on the power loss of the module which disseminates the most extreme misfortunes. In the proposed plan the action disseminate greatest power when contrasted with the low voltage fell H-connect modules. So the warmth sink configuration can be founded on the greatest power scattering modules. Be that as it may, this can be additionally decreased and furthermore the conduction term of these modules, $(1/n) \cdot T$ stacked modules and T is the crucial yield time frame will likewise lessen as the quantity of stacking increments. Table II: POLE VOLTAGE SWITCHINGS (FIG. 1) FOR PHASE 'A'

Operating frequency	Selector (V_{XN})	FC (V_{RN})	HB-1 (V_{QR})	HB-2 (V_{SQ})	HB-3 (V_{AS})
15 Hz	4	56	102	142	172
25 Hz	4	30	71	110	128
35 Hz	4	28	48	86	109
45 Hz	4	17	47	82	102

III. EXPERIMENTAL RESULTS




Figure 8. Laboratory prototype for the 49-level inverter topology. 1) DC link generation, 2) Induction Motor, 3) 17-level inverter, 4) Selector Switches, 5) Sensing and controller cards.

A symmetric 6-stage IM is driven utilizing the 49-level inverter topology appeared in Fig. 1 in the wake of designing it as a 3-stage IM. The inverter is controlled utilizing two DSPs (TMS320F28335) and two FPGAs

(Spartan3XCS3200). The research facility model is appeared in Fig. 8. The two DSPs are synchronized and the FPGAs convey gating heartbeats to the MOSFETs. Deadband of 2.5 μ s is given between all the corresponding sign. The selector switches are controlled utilizing DSP-1 and FPGA-1. The DSP-2 alongside FPGA2 control the 17-level inverter. All the capacitor voltages and current headings are detected utilizing the ADC module in this DSP. Contingent upon the detected qualities, advanced sign are conveyed to the FPGAs which select the right exchanging state hid away look into table in FPGA, in view of the contributions from the DSPs. The capacitance esteem, C is chosen by $C = I_p T_s / \Delta V_c$, I_p is the pinnacle load current, ΔV_c is the crest to crest voltage swell and T_s is inverter inspecting time. The trial results are itemized underneath.

A. Steady State Results

A isobilateral 6-organize IM is driven victimisation the 49-level electrical converter topology showed up in Fig. one within the wake of structuring it as a 3-arrange IM. The electrical converter is controlled victimisation 2 DSPs (TMS320F28335) and 2 FPGAs (Spartan three XCS3200). The exploration workplace model is showed up in Fig. 8. the 2 DSPs square measure synchronised and therefore the FPGAs passes on gating pulses to the MOSFETs. Deadband of two.5 μ s is obtainable between all the relating hint. The selector switches square measure controlled victimisation DSP-1 and FPGA-1. The DSP-2 obtainable FPGA2 controls the 17-level electrical converter. All the capacitance voltages and current headings square measure known victimisation the ADC module during this DSP. Dependent upon the distinguished characteristics, propelled sign square measure passed on to

the FPGAs that choose the privilege commerce state shrouded away investigate table in FPGA, in perspective on the commitments from the DSPs. The strength band obligated all the flying capacitance voltages and therefore the capacitance voltages for the CHBs square measure I Chronicles round the reference regards. The capacitance regard, C is picked by $C = I_p T_s / \Delta V_c$, informatics is that the celestial point load current, ΔV_c is that the peak to peak voltage swell and T_s is electrical converter investigation time. The preliminary outcomes square measure separated beneath.




Figure 9. Activity of the selector switches (Fig. 1) at 45Hz activity.

1) Modulating signal from DAC module of DSP. 2) Constant voltage (V_{XY}) which is equivalent to $V_{dc}/6$, 50V/div 3)

Pole voltage acquired from the activity of the selector switches (V_{XN}), 50V/div.

Timescale: 5ms/div.

It ought to be noticed that the CHB which is most distant from the DC interface (HB-3), hinders the least voltage ($V_{dc}/96$). The CHBs (HB-1 and HB-2) closer to the DC connection need to square marginally however the switchings are less. Therefore the exchanging misfortunes are controlled. It ought to be noticed that the switchings in these CHBs incorporate both for shaft voltage exchanging just as the exchanging for capacitor voltage adjusting. Fig. 11




Figure 10. H-bridges (Fig. 1) switching waveforms at 45Hz operation. 1) V_{AS} , 5V/div, 2) V_{SQ} , 10V/div, 3) V_{QR} , 20V/div. 4) Phase current (I_a), 5A/div. Timescale: 5ms/div.

demonstrates post voltage at various areas in the inverter at 45Hz activity. Follow 1 demonstrates the shaft voltage (V_{RN}) which is acquired proportionally because of stacking three FCs. Follow 2 & 3 demonstrates the post voltages at areas (V_{QN} and V_{SN}) which are gotten proportionately because of stacking three 5-level inverters and three 9-level inverters. It ought to be noted from follow 1, 2, 3 that the waveform is moving toward a 3rd symphonious infused sine wave. The outcomes at various




Figure 11. Pole voltages at different locations in the inverter topology (Fig. 1) at 45Hz operation. 1) V_{RN} , 100V/div, 2) V_{QN} , 100V/div, 3) V_{SN} , 100V/div, 4) Phase current (I_a), 10A/div. Time scale: 5ms/div.

relentless states working frequencies are appeared in Fig. 15(a) to (d). Follow 1 in every one of the above outcomes demonstrates the stage voltage (V_{An}). Follow 2 demonstrates the shaft voltage (V_{AN}) waveform

alongside the third symphonious infusion. It very well may be seen that the quantity of ventures in the post voltage waveform increments as the working recurrence is expanded on the grounds that the quantity of layers in the space vector structure increments as the tweak record or the working recurrence increments. Follow 3 demonstrates the capacitor voltage swell which is firmly controlled inside the resistance band. Follow 4 demonstrates the stage current (I_a).




Figure 12. 10Hz waveform with adjacent vector switching. 1) Motor phase voltage (V_{An}), 50V/div
2) Inverter pole voltage (V_{AN}), 50V/div,
3) Ripple in the capacitor voltage (ΔV_{c4}), 2V/div, 4) Phase current (I_a), 10A/div.
Timescale: 20ms/div.

On the off chance that THD should be improved further at extremely low frequencies, the three contiguous vector exchanging can be utilized as appeared in Fig. 12 for 10Hz activity.

B. Transient Results

During the engine turning over, the capacitor voltages develop with no extra precharging circuit necessity in light of the fact that the capacitor voltage adjusting technique itself guarantees the right changing state to energize the capacitors till they go in close vicinity to the resilience

band. Fig. 13 demonstrates the equivalent




Figure 13. Capacitor voltage builds up during motor starting.

- 1) Motor phase voltage (V_{An}), 100V/div
2) Capacitor voltage (V_{c2}), 50V/div,
3) Capacitor voltage (V_{c3}), 50V/div,
4) Phase current (I_a), 5A/div. Timescale: 1s/div.






Figure 14. Motor acceleration.

- 1) Motor phase voltage (V_{An}), 50V/div
2) Ripple in the capacitor voltage (ΔV_{c3}), 2V/div,
3) Ripple in the capacitor voltage (ΔV_{c4}), 2V/div,
4) Phase current (I_a), 5A/div.
Timescale: 1s/div.


Procedure where the capacitors are energizing to their set qualities consequently during the engine startup. Fig. 14 demonstrates its engine increasing speed waveforms when it quickens from 15Hz to noticed existing in the resistance band characterized for them. The over two transient outcomes guarantee that the capacitor voltage adjusting calculation deals with the transient conditions also.

IV. CONCLUSION


This paper proposes a unique high objectives electrical converter for drives applications. the upper variety of voltage levels square measure gotten by stacking inverters with lower variety of voltage levels. Here 3 17-level electrical converters square measure stacked to induce a 49level inverter. The gadget voltageevaluations definitely lessens and henceforth MOSFETs canbe utilized which improvesthe effectiveness of theinverter. Byparalleling minimal effort MOSFETs orby utilizing theSiC put together gadgets withlow Rds-with respect to, theconduction misfortunes can be diminished. For getting highnumber of voltagelevels, the quantity of stackingscan be expanded further andthe quantity of fell H-extensions canbe diminished. This will further diminish theindividual DC voltage prerequisite atthe frontend. In this manner the frontend DC source canbe acknowledged utilizing stackedbatteries. In this manner the invertertopology can discover broad applicationsinelectric vehicles. Closest levelcontrol is utilized for exchanging which further lessens the exchanging misfortunes related withthe MOSFETs. The capacitorvoltage adjusting plan utilized, is autonomous ofany tweak file or burden power factor. The topologyis tried fordifferent



(b) 35Hz, time scale: 5ms/div



(c) 25Hz, timescale: 10ms/div



(d) 15Hz, timescale: 20ms/div

Figure 15. Enduring state results for V/f activity. 1) Motor Stage Voltage (V_{An}), 100V/div 2) Inverter Shaft Voltage (V_{AN}), (a)-100V/div, (b), (c), (d) 50V/div, 3) Ripple in the capacitor voltage (ΔV_{c4}), 2V/div, 4)

Stage current (I_a), 10A/div, stage 'A' for various frequencies of activity. Consistent state and transient conditions and the trial results guarantee that the proposed topology is a reasonable alternative for high power IM drives.

REFERENCES

1. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped pwm inverter," IEEE Transactions on Industry Applications, vol. IA-17, no. 5, p. 518-523, Sept 1981.

2. T.A.Meynard and H.Foch, "Multi-level conversion: high voltage choppers and voltage-source inverters," in *Power Electronics Specialist Conference, 1992. PESC'92 Record., 23rd Annual IEEE, Jun 1992*, pp. 397–403 vol.1.
3. P.Barbosa, P.Steimer, J.Steinke, M.Winke Inkemper, and N.Celanovic, "Active-neutral-point-clamped (anpc) multilevel converter technology," in *2005 European Conference on Power Electronics and Applications, Sept 2005*, pp.10pp.–P.10.
4. M.Malinowski, K.Gopakumar, J.Rodriguez, and M.A.Perez, "A survey on cascaded multilevel inverters," *IEEE Transactions on Industrial Electronics*, vol.57, no.7, pp.2197–2206, July 2010.
5. M.Saeedifard, P.M.Barbosa, and P.K.Steimer, "Operation and control of a hybrid seven-level converter," *IEEE Transactions on Power Electronics*, vol.27, no.2, pp.652–660, Feb 2012.
6. P.R.Kumar, R.S.Karthik, K Gopakumar, J.I.Leon, and L.G.Franquelo, "Seventeen-level inverter formed by cascading flying capacitor and floating capacitor h-bridges," *IEEE Transactions on Power Electronics*, vol.30, no.7, pp. 3471–3478, July 2015.
7. K.K.Mohapatra, K.Gopakumar, V.T.Somasekhar, and L.Umanand, "A harmonic elimination and suppression scheme for an open-end winding induction motor drive," *IEEE Transactions on Industrial Electronics* vol.50, no.6, pp.1187–1198, Dec 2003.
8. K.Mathew, K.Gopakumar, J.Mathew, N.A.Azeez, A.Dey, and L.Umanand, "Medium voltage drive for induction motors using multilevel octadecagonal voltage space vectors," *IEEE Transaction on Power Electronics*, vol.28, no.7, pp.3573–3580, July 2013.