



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT



ELSEVIER
SSRN

2019IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 26th Jul 2019. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-07](http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-07)

Title **DESIGN AND IMPLEMENTATION OF HYBRID LUT/MULTIPLEXER FOR SIZE REDUCTION**

Volume 08, Issue 07, Pages: 361–365.

Paper Authors

M.VATSALYA, G.SRIVALLI

St.Mary's Women's Engineering College, Budampadu; Guntur (Dt); A.P, India.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

DESIGN AND IMPLEMENTATION OF HYBRID LUT/MULTIPLEXER FOR SIZE REDUCTION

¹M.VATSALYA, ²G.SRIVALLI

¹M-tech Student Scholar, Department of Electrical & Electronics Engineering, St.Mary's Women's Engineering College, Budampadu; Guntur (Dt); A.P, India.

²Assistant Professor, Department of Electrical & Electronics Engineering, St.mary's Women's Engineering College; Budampadu; Guntur (Dt); A.P, India.

¹vatsalyabruci@gmail.com, ²srivalli704@gmail.com

ABSTRACT:

Hybrid configurable logic block architectures for field-programmable gate arrays that contain a mixture of lookup tables and hardened multiplexers are evaluated toward the goal of higher logic density and area reduction. Multiple hybrid configurable logic block architectures, both non-fracturable and fracturable with varying MUX:LUT logic element ratios are evaluated across two benchmark suites (VTR and CHStone) using a custom tool flow consisting of LegUp-HLS, ABC logic synthesis and technology mapping, and VPR for packing, placement, routing, and architecture exploration. VPR is used to model the new hybrid configurable logic block and verify post place and route implementation. In this paper experimentally, we show that for non-fracturable architectures, without any mapper optimizations,

KEYWORDS: Field-Programmable Gate Array (FPGA), Hybrid Complex Logic Block, Multiplexer (MUX)

I. Introduction

A field-programmable gate array (FPGA) is a block of programmable logic that can implement multi-level logic functions. FPGAs are most commonly used as separate commodity chips that can be programmed to implement large functions. However, small blocks of FPGA logic can be useful components on-chip to allow the user of the chip to customize part of the chip's logical function. An FPGA block must implement both combinational logic functions and interconnect to be able to construct multi-level logic functions. There are several different technologies for programming FPGAs, but most logic processes are unlikely to implement anti-

fuses or similar hard programming technologies. Throughout the history of field-programmable gate arrays (FPGAs), lookup tables (LUTs) have been the primary logic element (LE) used to realize combinational logic. A K-input LUT is generic and very flexible able to implement any K-input Boolean function. The use of LUTs simplifies technology mapping as the problem is reduced to a graph covering problem. However, an exponential area price is paid as larger LUTs are considered. The value of K between 4 and 6 is typically seen in industry and academia, and this range has been demonstrated to offer a good

area/performance compromise. Recently, a number of other works have explored alternative FPGA LE architectures for performance improvement to close the large gap between FPGAs and application-specific integrated circuits (ASICs)

II. Literature Review

Recent works have shown that the heterogeneous architectures and synthesis methods can have a significant impact on improving logic density and delay, narrowing the ASIC–FPGA gap. Works by Anderson and Wang with “gated” LUTs, then with asymmetric LUT LEs, show that the LUT elements present in commercial FPGAs provide unnecessary flexibility. Toward improved delay and area, the macrocell-based FPGA architectures have been proposed. These studies describe significant changes to the traditional FPGA architectures, whereas the changes proposed here build on architectures used in industry and academia. Similarly, and-inverter cones have been proposed as replacements for the LUTs, inspired by and-inverter graphs (AIGs). Purnaprajna and Ienne explored the possibility of repurposing the existing MUXs contained within the Xilinx Logic Slices. Similar to this work, they use the ABC priority cut mapper as well as VPR for packing, place, and route. However, their work is primarily delay-based showing an average speed up of 16% using only ten of 19 VTR7 benchmarks. In this article, we study the technology mapping problem for a novel field-programmable gate array (FPGA) architecture that is based on k -input single-output programmable logic array- (PLA-) like cells, or, k/m -macrocells. Each cell in this architecture can implement a single output function of up to k inputs and up to m product terms. We develop a very efficient technology

mapping algorithm, km flow, for this new type of architecture. The experimental results show that our algorithm can achieve depth-optimality on almost all the test cases in a set of 16 Microelectronics Centre of North Carolina (MCNC) benchmarks. Furthermore it is shown that on this set of benchmarks, with only a relatively small number of product terms ($m \leq k+3$), the k/m -macro cell-based FPGAs can achieve the same or similar mapping depth compared with the traditional k -input single-output lookup table- (k -LUT-) based FPGAs. We also investigate the total area and delay of k/m -macro cell-based FPGAs and compare them with those of the commonly used 4-LUT-based FPGAs. The experimental results show that k/m -macro cell-based FPGAs can outperform 4-LUT-based FPGAs in terms of both delay and area after placement and routing by VPR on this set of benchmarks. This paper presents experimental measurements of the differences between a 90-nm CMOS field-programmable gate array (FPGA) and 90-nm CMOS standard-cell application specific integrated circuits (ASICs) in terms of logic density, circuit speed, and power consumption for core logic. We are motivated to make these measurements to enable system designers to make better informed choices between these two media and to give insight to FPGA makers on the deficiencies to attack and, thereby, improve FPGAs. We describe the methodology by which the measurements were obtained and show that, for circuits containing only look-up table-based logic and flip-flops, the ratio of silicon area required to implement them in FPGAs and ASICs is on average 35. Modern FPGAs also contain “hard” blocks such as multiplier/accumulators and block memories. We find that these blocks

reduce this average area gap significantly to as little as 18 for our benchmarks, and we estimate that extensive use of these hard blocks could potentially lower the gap to below five. The ratio of critical-path delay, from FPGA to ASIC, is roughly three to four with less influence from block memory and hard multipliers. The dynamic power consumption ratio is approximately 14 times and, with hard blocks, this gap generally becomes smaller.

III. PROPOSED METHODOLOGY

A variety of different architectures were considered the first being a non-fracturable architecture. In the non-fracturable architecture, the CLB has 40 inputs and ten basic LEs (BLEs), with each BLE having six inputs and one output. Fig.5 shows this non-fracturable CLB architecture with BLEs that contain an optional register. We vary the ratio of MUX4s to LUTs within the ten elements CLB from 1:9 to 5:5 MUX4s:6-LUTs. The MUX4 element is proposed to work in conjunction with 6-LUTs, creating a hybrid CLB with a mixture of 6-LUTs and MUX4s (or MUX4 variants).




Fig 1: Hybrid CLB with a 50% depopulated intra-CLB crossbar depicting BLE internals for non-fracturable architecture.

For fracturable architectures, the CLB has 80 inputs and ten BLEs, with each BLE

having eight inputs and two outputs emulating an Altera Stratix Adaptive-LUT. The same sweep of MUX4 to LUT ratios was also performed. Fig. 4 shows the fracturable architecture with eight inputs to each BLE that contains two optional registers. We evaluate fracturability of LEs versus non-fracturable LEs in the context of MUX4 elements since fracturable LUTs are common in commercial architectures. For example, Altera Adaptive 6- LUTs in Stratix IV and Xilinx Virtex 5 6-LUTs can be fractured into two smaller LUTs with some limitations on inputs.




Fig 2: Hybrid CLB with a 50% depopulated intra-CLB crossbar depicting BLE internals for a fracturable architecture.

IV. EXPERIMENTAL RESULT




Fig 3: Simulation result of the proposed system




Fig 4: RTL schematic of the proposed system




Fig 5: Technology schematic of the proposed system

Lab8 Project Status			
Project File:	lab8.soc	Parser Errors:	No Errors
Module Name:	lab8	Implementation Status:	Synthesized
Target Device:	xc6slx25	Warnings:	No Errors
Product Version:	ISE 14.4	Warnings Results:	3 Warnings (2 New)
Design Goal:	Balance	Timing Constraints:	
Design Strategy:	Use Default LookAhead	Final Timing Score:	
Environment:	Custom Settings		

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice 256s	2	2460	1%
Number of MUX4-LUTs	5	2	250%
Number of bonded IOBs	0	102	0%

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
synthesis Report	Current	Fri 28 Mar 22:25:57 2018	0	3 Warnings (2 New)	0
Translation Report					
Map Report					

Fig 6: Summary report of the proposed system

V. Conclusion

In this paper we proposed a new hybrid CLB architecture containing MUX4 hard MUX elements and shown techniques for efficiently mapping to these architectures. We also provided analysis of the benchmark suites post mapping, discussing the distribution of functions within each benchmark suite. The area reductions for non-fracturable architectures, is 8% and MUX4:LUT ratio is 4:6 and in the case of fracturable architecture the area reductions are 2%. Proposed scheme guarantees the size and nature of the LUT MUX in more efficient manner, however in future this work is elongated to interconnect many features, which are increasingly the ascendant contributor to delay, area and energy consumption in CMOS digital circuits.

References

[1] J. Rose et al., “The VTR project: Architecture and CAD for FPGAs from verilog to routing,” in Proc. ACM/SIGDA FPGA, 2012, pp. 77–86.

[2] Y. Hara, H. Tomiyama, S. Honda, and H. Takada, “Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis,” J. Inf. Process., vol. 17, pp. 242–254, Oct. 2009.

[3] A. Canis et al., “LegUp: High-level synthesis for FPGA-based processor/accelerator systems,” in Proc. ACM/SIGDA FPGA, 2011, pp. 33–36.

[4] E. Ahmed and J. Rose, “The effect of LUT and cluster size on deepsubmicron FPGA performance and density,” IEEE Trans. Very Large Scale Integr. (VLSI), vol. 12, no. 3, pp. 288–298, Mar. 2004.

[5] J. Rose, R. Francis, D. Lewis, and P. Chow, “Architecture of fieldprogrammable gate arrays: The effect of logic block functionality on area efficiency,” IEEE J.

Solid-State Circuits, vol. 25, no. 5, pp. 1217–1225, Oct. 1990.

[6] H. Parandeh-Afshar, H. Benbihi, D. Novo, and P. Ienne, “Rethinking FPGAs: Elude the flexibility excess of LUTs with and-inverter cones,” in Proc. ACM/SIGDA FPGA, 2012, pp. 119–128.

[7] J. Anderson and Q. Wang, “Improving logic density through synthesis-inspired architecture,” in Proc. IEEE FPL, Aug./Sep. 2009, pp. 105–111.

[8] J. Anderson and Q. Wang, “Area-efficient FPGA logic elements: architecture and synthesis,” in Proc. ASP DAC, 2011, pp. 369–375.

[9] J. Cong, H. Huang, and X. Yuan, “Technology mapping and architecture evaluation for k/m-macrocell-based FPGAs,” ACM Trans. Design Autom. Electron. Syst., vol. 10, no. 1, pp. 3–23, Jan. 2005.

[10] Y. Hu, S. Das, S. Trimmerger, and L. He, “Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macrogates,” in Proc. IEEE ICCAD, Nov. 2007, pp. 188–193.

[11] I. Kuon and J. Rose, “Measuring the gap between FPGAs and ASICs,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 2, pp. 203–215, Feb. 2007.

[12] K. Karplus, “Amap: A technology mapper for selector-based field-programmable gate arrays,” in Proc. 28th ACM/IEEE DAC, Jun. 1991, pp. 244–247.

[13] A. Mishchenko, S. Chatterjee, and R. Brayton, “DAG-aware AIG rewriting a fresh look at combinational logic synthesis,” in Proc. 43rd Annu. DAC, 2006, pp. 532–535.

Author’s Profile



VATSALYA.MAVULURI

Received B.Tech from St.Mary’s Women’s Engineering college, Budampadu(v), Guntur(Dt) in the year 2017 and now pursuing M.Tech in the stream of Very Large Scale Integrations at St.Mary’s Women’s engineering college, Budampadu(v),Guntur(Dt), Andhra Pradesh (A.P). Her areas of interests are vlsi and technology.



Srivalli is currently Assistant professor of Electronics and Communication Engineering in St.Mary’s Women’s of Engineering college, Budampadul. She has 2 years of experience in teaching. She was graduated in Electronics and Communication Department From St.mary’s Women’s engineering college ,Budampadu(v) in the year 2014.She recieved her M.Tech in St.Mary’s Women’s engineering college,Budampadu(v),Guntur(Dt).Her area of intrests are Digital electronics.