



# International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

## COPY RIGHT



**ELSEVIER**  
**SSRN**

**2018 IJIEMR.** Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 30<sup>h</sup> Nov 2018. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12](http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12)

Title: **SIMULATION OF CURRENT SOURCE MODULAR MULTILEVEL CONVERTER FOR FUZZY CONTROLLER BASED STATCOM APPLICATION**

Volume 07, Issue 12, Pages: 648–665.

Paper Authors

**PERUBOINA NAGA JYOTHI, LAKSHMIPATHI SATTUPALLI**

St Marys Group Of Institutions Guntur Engineering College, Chebrolu, Guntur (Dt), Andhra Pradesh, India.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

## **SIMULATION OF CURRENT SOURCE MODULAR MULTILEVEL CONVERTER FOR FUZZY CONTROLLER BASED STATCOM APPLICATION**

**<sup>1</sup>PERUBOINA NAGA JYOTHI, <sup>2</sup>LAKSHMIPATHI SATTUPALLI**

<sup>1</sup>M-tech student Scholar, Department of Electrical & Electronics Engineering, St Marys Group Of Institutions Guntur Engineering College, Chebrolu, Guntur (Dt), Andhra Pradesh, India.

<sup>2</sup>Assistant Professor, Department of Electrical & Electronics Engineering, St Marys Group Of Institutions Guntur Engineering College, Chebrolu, Guntur (Dt); Andhra Pradesh, India.

<sup>1</sup>jyothinaga62@gmail.com, <sup>2</sup>pathi9963824491@gmail.com

**ABSTRACT-** In this paper a multilevel current source converters is utilized for the high power applications with high current low and voltage requirements. Therefore we can totally analysis of a current source modular multilevel converter (CSMMC) with its application such as STATCOM. Fuzzy control is employed to the system for deduction of THD. There are different properties of CSMMC which are correlated with the voltage source modular multilevel converter (VSMMC). There are two method for inductor current balancing they are sub module inductance selection method and a sorting based algorithm which are proposed for CSMMC. Moreover for the switching technique we are implementing the carrier phase shifted sinusoidal pulse width modulation. Here the performance of a converter can be analyzed under non-interleaved and interleaved carrier signals during the upper and lower arms. Here we are using the fuzzy controller compared to other controllers i.e. The fuzzy controller is the most suitable for the human decision-making mechanism, providing the operation of an electronic system with decisions of experts. The proposed STATCOM will display that the transient and steady state performance of the system are satisfactory. By using the simulation results we can analyze the proposed method.

**Index Terms**—Current balancing, current source modular multilevel converter (CSMMC), Fuzzy logic controller, HVDC transmission, STATCOM.

### **(I) INTRODUCTION**

This paper presents a new control scheme to control a transform less STA–TCOM topology based on multilevel converter (MC) in order to manage more accurate compensation for high-power applications. The main objective of this paper is to analyzed in detail the operation of a CSMMC, a dual of VSMMC, and to investigate its feasibility as a STATCOM. In CSMMC, a variable current source in each converter arm is created using parallel connected inductor SMs. Voltage

source modular multilevel converters are used for high power applications. Main features of the VSMMCs include reduced harmonics, lower switching frequency, and reduced stress on each device, amongst others [1]. By using this technique besides minimizing the harmonic level, the inverter unit fundamental output voltages are equalized. Moreover, because of modular structure, scalability to various power and voltage levels is easily achieved and reliability can be improved by

including redundant sub modules in each phase [2]. These features make the VSMMC more attractive and competitive for HVDC and FACTS applications [3]. In this paper, detail theoretical analysis of CSMMC is presented and various parameters of the converter are correlated with VSMMC. SM inductance selection method and SM inductor current ++balancing strategy are presented for CSMMC. Furthermore, equations are developed in dq frame to design a controller for CSMMC based STATCOM. The CSCs using fully controllable switches have many advantages than LCCs. The main features of CSCs using self-commutating devices are: 1) independent control of the active and reactive power, 2) it can be operated in weak grids or with passive loads, and 3) relatively small footprint because the ac side filters can be eliminated due to low harmonic distortion [10]. An MMC topology using a modified current source H-bridge cell is proposed, to address the voltage scaling problem. Dynamic performances of the STATCOM during step change in capacitive mode to inductive mode and vice versa, and during ac and dc faults are evaluated.

## 2. CSMMC STRUCTURE AND OPERATION

Fig. 1 shows one phase of a three phase CSMMC. Each phase of a converter consists of two arms and each arm consists of N parallel connected half bridge SMs and the arm capacitor. The inductors of the SMs act as current sources that can be inserted or bypassed in each arm of the CSMMC. This way the ac output current can be controlled by varying the number of inserted SMs in the upper and lower arms by using appropriate modulation technique. The inductor currents of all

SMs are kept balanced by using a balancing technique as explained in Sec. III-B. The arm capacitor,  $C_{arm}$ , is dual to the arm inductance of a VSMMC.  $C_{arm}$  is considered to be identical for all arms of the converter. The main functions of the arm capacitor are to absorb any unbalances and harmonics generated in the arm currents [22].




Fig 1. Configuration of phase-a of a three phase CSMMC.

### A. SM Structure and Operation

A half bridge SM of a VSMMC is shown in Fig 2(a). This is the basic building block of a VSMMC which consists of two bidirectional switches and a capacitor. The corresponding dual, a half bridge inductor SM for a CSMMC is shown in Fig 2(b). The controlled bidirectional switches and a capacitor are replaced with controlled reverse voltage blocking switches and an inductor respectively. In Fig 2(b), two switches S1 and S2 are complimentary and their switching states are decided by using appropriate modulation technique to get the desired output current from the SM. In Fig 2(c), S1 is ON (S2 is OFF), hence, the SM is inserted in the arm and the output current of the SM is effectively the inductor current. In Fig 2(d), S1 is OFF (S2 is ON), hence, the SM is bypassed and the output current of the SM is zero.

Nevertheless, the inductor current remains continuous through switch S2. Hence the output current of the converter can be controlled by inserting or bypassing the SMs connected in parallel.




Fig 2. (a) Half bridge capacitor SM (b) Half bridge inductor SM (c) SM inserted (d) SM bypassed

In an SM shown in Fig 2(b), a current path for the inductor should be provided to protect the converter against the over-voltage caused by open circuit faults. Fig 3 shows the configuration of an SM with open circuit protection using a bypass switch T1 and a thyristor T2 [22]. In normal operation, switch T1 is closed and thyristor T2 is turned-off as shown in Fig 3(a). When the fault is detected in the SM, thyristor T2 is turned-on and switch T1 is opened to bypass the faulty SM from the system as shown in Fig 3(b). The SM inductor current remains continuous through thyristor T2 and thus protects the SM from possible damage. Simultaneously, if the redundant SM is available then the switch T1 of a redundant SM is closed to replace the faulty SM with a redundant SM.

Hence, continuous operation of the CSMMC is ensured with increased safety and availability.




Fig Sub module open-circuit protection using thyristor (a) normal operation (b) operation during fault.

## B. Assumptions

In order to simplify the mathematical analysis, some assumptions are made. These assumptions are as follows:

- 1) Only fundamental frequency component in the ac output waveforms is considered. This is a reasonable assumption because the number of levels in the output or the switching frequency is generally high. It will considerably simplify the analysis as well [25].
- 2) It is assumed that the SM inductor currents are balanced at all times to ensure stable operation of the CSMMC. This can be guaranteed by the control scheme presented in Sec. III-B, and subsequently demonstrated in Sec. V.
- 3) For circulating current analysis, only 2nd harmonic component is considered. Aside from the 2nd harmonic component, there may be other harmonics in the circulating current. However, these harmonics have a negligible impact on the accuracy of the analytical results because their amplitude is very small. This is verified using the simulation results shown in Sec. V-A.
- 4) For simplicity, balanced grid voltages have been assumed and hence only positive sequence components of the three phase voltages and currents are considered. Under unbalanced grid conditions, not only the positive sequence components,

but also the negative sequence components are taken into considerations [26].

### C. Analysis and Operation of CSMMC

To analyse the operation of a converter, phase-a of a three phase CSMMC, shown in Fig 1, is considered. If the upper switch in an SM is ON, the output of the SM is equal to the corresponding inductor current; otherwise, it is zero. Hence, each arm of the CSMMC represents a controllable current source and the desired output current is obtained by varying the number of inserted and bypassed SMs in each arm. The ac output current  $i_a$  and phase voltage  $v_a$  are defined as

$$i_a = \hat{I}_a \sin \omega_0 t, \quad v_a = \hat{V}_a \sin(\omega_0 t + \phi).$$

Here,  $\hat{I}_a$  and  $\hat{V}_a$  are the peak values of the output current and voltage respectively,  $\omega_0$  is the fundamental frequency and  $\phi$  is the load phase angle. The effective inductances of upper and lower arms of phase-a, are given by

$$L_{au} = L_{SM}/N_{au}, \quad L_{al} = L_{SM}/N_{al}.$$

Here,  $N_{au}$  and  $N_{al}$  are the number of SMs inserted in upper and lower arms respectively and  $L_{SM}$  is the SM inductance. Using KCL, the total output currents of upper and lower arm SMs of phase-a in Fig 1 can be expressed by

$$i_{Lau} = \sum_{j=1}^{N_{au}} i_{Lauj}, \quad i_{Lal} = \sum_{j=1}^{N_{al}} i_{Lalj}.$$

Note that  $i_{Lauj}$ ,  $j = 1, \dots, N_{au}$  and  $i_{Lalj}$ ,  $j = 1, \dots, N_{al}$ , are the currents of inserted SMs in upper and lower arm respectively. Using (3), the upper and lower arm currents  $i_{au}$  and  $i_{al}$  in Fig 1 are defined by

$$i_{au} = C_{arm} \frac{dv_{au}}{dt} + i_{Lau}, \quad i_{al} = C_{arm} \frac{dv_{al}}{dt} + i_{Lal}$$

where,  $v_{au}$  and  $v_{al}$  are the upper and lower arm voltages respectively. The arm

currents,  $i_{au}$  and  $i_{al}$ , consists of three components: 1) the dc current,  $I_{dc}/3$ , which is responsible to keep the arm energized or to maintain the SM inductor currents around their reference value; 2) half of the ac side current; and 3) the circulating currents which circulate within the three phases of the converter. Hence,  $i_{au}$  and  $i_{al}$  can also be written as

$$i_{au} = \frac{I_{dc}}{3} + \frac{i_a}{2} + i_{cira}, \quad i_{al} = \frac{I_{dc}}{3} - \frac{i_a}{2} + i_{cira} \quad (5)$$

where  $i_{cira}$  is the circulating current in phase-a. Depending upon the switching technique, the circulating current contains any number of harmonic components. Therefore, in steady state,  $i_{cira}$  can be given by the general expression

$$i_{cira} = \sum_{n=1}^{\infty} i_{ciran} \sin(n\omega_0 t + \phi_n). \quad (6)$$

If the circulating currents,  $i_{cirp}$ ,  $p = a, b, c$ , of the three phases have equal magnitude and phase difference of  $2\pi/3$ , then,

$$i_{cira} + i_{cirb} + i_{cisc} = 0. \quad (7)$$

Therefore, the circulating currents have no effect outside the converter either on the ac or dc side. However, they have a significant impact on the rating of converter components and the losses of the converter. Hence, they should be kept as close to zero as possible. The ac side current of phase-a can be obtained by subtracting (5b) from (5a), that is

$$i_a = i_{au} - i_{al}. \quad (8)$$

Using KVL, the ac voltage of phase-a in Fig 1 is defined by

$$v_a = -v_{au} + V_{dc}/2 \quad (9)$$

$$v_a = v_{al} - V_{dc}/2 \quad (10)$$

$$v_a = (v_{al} - v_{au})/2. \quad (11)$$

The dc link voltage is then derived from (9) and (10)

$$V_{dc} = v_{au} + v_{al}. \quad (12)$$

Using (5a) or (5b) for all the three phases, the total dc link current in terms of  $I_{pu}$  or  $i_{pl}$ ,  $p = a, b, c$  is expressed as

$$I_{dc} = i_{au} + i_{bu} + i_{cu} \quad \text{or} \quad I_{dc} = i_{al} + i_{bl} + i_{cl}. \quad (13)$$

$$i_a = C_{arm} \frac{d}{dt}(v_{au} - v_{al}) + i_{Lau} - i_{Lal}. \quad (14)$$

Inserting (11) in (14) gives

$$i_a = -2C_{arm} \frac{dv_a}{dt} + i_{Lau} - i_{Lal}. \quad (15)$$

It is clear from (15) that  $i_{Lau}$  and  $i_{Lal}$  should be controlled to get the desired output current. To specify the reference currents  $i_{Lau}$  and  $i_{Lal}$ , the harmonic and circulating currents are ignored. Hence, using (1a) and (4)-(5), the reference currents of the upper and lower arms of phase-a in time domain are expressed as

$$i_{Lau} = \frac{I_{dc}}{3} + \frac{\hat{I}_a}{2} \sin \omega_0 t = \frac{I_{dc}}{3} [1 + m_i \sin \omega_0 t] \quad (16)$$

$$i_{Lal} = \frac{I_{dc}}{3} - \frac{\hat{I}_a}{2} \sin \omega_0 t = \frac{I_{dc}}{3} [1 - m_i \sin \omega_0 t] \quad (17)$$

where  $m_i$  is the modulation index, defined

$$\text{by } m_i = \frac{3\hat{I}_a}{2I_{dc}}.$$

Similarly, substituting (1b) in (9) and (10), the voltages in each arm of phase-a in time domain are given by

$$v_{au} = \frac{V_{dc}}{2} [1 - m_v \sin(\omega_0 t + \phi)] \quad (18)$$

$$v_{al} = \frac{V_{dc}}{2} [1 + m_v \sin(\omega_0 t + \phi)] \quad (19)$$

Using (16) to (19), the instantaneous power delivered to the upper and lower arms of phase-a of the converter are derived as

$$\begin{aligned} p_{au} &= v_{au} \times i_{Lau} \\ &= \frac{V_{dc} I_{dc}}{6} [1 + m_i \sin \omega_0 t - m_v \sin(\omega_0 t + \phi) - \\ &\quad \frac{m_i m_v}{2} (\cos \phi - \cos(2\omega_0 t + \phi))] \end{aligned} \quad (20)$$

$$\begin{aligned} p_{al} &= v_{al} \times i_{Lal} \\ &= \frac{V_{dc} I_{dc}}{6} [1 - m_i \sin \omega_0 t + m_v \sin(\omega_0 t + \phi) - \\ &\quad \frac{m_i m_v}{2} (\cos \phi - \cos(2\omega_0 t + \phi))]. \end{aligned} \quad (21)$$

The internal energy of phase-a can be calculated by summing and integrating (20) and (21), that is,

$$E_a = \frac{V_{dc} I_{dc}}{6} [2t - m_i m_v \cos \phi t + \frac{m_i m_v}{2\omega_0} (\sin(2\omega_0 t + \phi))]. \quad (22)$$

In steady state, if the losses in the converter are neglected then the dc component of the energy should not appear in the arms. Otherwise the energy in the SM inductors will increase or decrease continuously. Hence,

$$2t - m_i m_v \cos \phi t = 0 \quad \text{or} \quad m_i m_v = 2 / \cos \phi. \quad (23)$$

from (23) in (22), one get the alternating energy in the converter phase

$$E_a = \frac{V_{dc} I_{dc}}{6\omega_0 \cos \phi} \sin(2\omega_0 t + \phi). \quad (24)$$

Eq. (24) shows that the energy in the converter arms fluctuates at twice the fundamental frequency. This is in line with the 2nd harmonic current in circulating current of VSMC [27].

#### D. Circulating Current Analysis

The arm current of the CSMC is coupled to the dc side of the SM by the switching actions, thereby generating ripple current in the SM inductor. This ripple current is reflected to the SM output terminal. The sum of the ripple component of all the SMs within one phase forms the circulating current.

Hence, the circulating current component in the arm current is influenced by the inductor ripple current. Since the size of the SM inductor is appropriately selected to limit the ripple current as explained in Sec. II-E, the circulating current is also limited. On the other hand, in VSMC, the circulating current is caused due to the sum of ripple voltages of all the SMs within one phase [25]. This circulating current is limited by the arm inductors. However, the value of arm inductors should not be very large, and hence an additional control effort for limiting the circulating current is required in VSMC [27]. As shown in (24), the energy in the converter arms fluctuate at twice the fundamental frequency and therefore, the most significant component in the circulating current will be the 2nd

harmonic. To solve for the amplitude and phase of this 2nd harmonic circulating current, the early assumptions of the arm currents in (16)-(17) are revised and the 2nd harmonic circulating component is supposed to exist in the arm currents. That is,

$$i_{au} = \frac{I_{dc}}{3} + \frac{\hat{I}_a}{2} \sin \omega_0 t + \hat{I}_{2f} \sin(2\omega_0 t + \phi_2) \quad (25)$$

$$i_{al} = \frac{I_{dc}}{3} - \frac{\hat{I}_a}{2} \sin \omega_0 t + \hat{I}_{2f} \sin(2\omega_0 t + \phi_2) \quad (26)$$

Where,  $\hat{I}_{2f}$  and  $\phi_2$  denote the amplitude and phase of the 2<sup>nd</sup> harmonic circulating current. Using (18)-(19) and (25)-(26), the expressions for the revised instantaneous power delivered to the upper and lower arms of phase-a are derived as

$$p'_{au} = p_{au} + \frac{\hat{I}_{2f} V_{dc}}{\gamma} \sin(2\omega_0 t + \phi_2) [1 - m_v \sin(\omega_0 t + \phi)] \quad (27)$$

$$p'_{al} = p_{al} + \frac{\hat{I}_{2f} V_{dc}}{\gamma} \sin(2\omega_0 t + \phi_2) [1 + m_v \sin(\omega_0 t + \phi)]. \quad (28)$$

The alternating energy in phase-a is then obtained by summing and integrating (27) and (28), and inserting (23). That is,

$$E_a = \frac{V_{dc} I_{dc}}{6\omega_0 \cos \phi} \sin(2\omega_0 t + \phi) - \frac{V_{dc} \hat{I}_{2f}}{2\omega_0} \cos(2\omega_0 t + \phi_2) \quad (29)$$

If the upper and lower arms of CSMC with N SMs per arm, are controlled such that at any instant  $N_{au} + N_{al} = N$ , and the SM inductor currents are balanced, then the average SM inductor current  $i_L$  is expressed as

$$i_L = (i_{au} + i_{al}) / N. \quad (30)$$

average SM Since, N SMs are inserted in a phase at any instant, the total energy EL in phase-a is given by

$$\begin{aligned}
 E_{La} &= N \frac{1}{2} L_{SM} i_L^2 \\
 &= \frac{2I_{dc}L_{SM}I_{dc}^2}{9N} + \frac{4L_{SM}I_{dc}\hat{I}_{2f}}{3N} \sin(2\omega_0t + \phi_2) + \\
 &\quad \frac{2L_{SM}\hat{I}_{2f}^2}{N} \sin^2(2\omega_0t + \phi_2).
 \end{aligned} \tag{32}$$

Comparing 2nd harmonic component in (29) and (32) gives

$$\begin{aligned}
 \frac{V_{dc}I_{dc}}{6\omega_0 \cos\phi} \sin(2\omega_0t + \phi) - \frac{V_{dc}\hat{I}_{2f}}{2\omega_0} \cos(2\omega_0t + \phi_2) \\
 = \frac{4L_{SM}I_{dc}\hat{I}_{2f}}{3N} \sin(2\omega_0t + \phi_2).
 \end{aligned} \tag{33}$$

By solving (33), the amplitude  $\hat{I}_{2f}$  and the phase  $\phi_2$  for the 2nd harmonic circulating current are obtained as

$$\begin{aligned}
 \hat{I}_{2f} &= \frac{NV_{dc}I_{dc}}{\cos\phi \sqrt{(8\omega_0L_{SM}I_{dc})^2 + (3NV_{dc})^2}} \\
 \phi_2 &= \phi - \arctan(3NV_{dc}, 8\omega_0L_{SM}I_{dc}).
 \end{aligned} \tag{34}$$

Eq. (34) shows that under given operating condition, the 2<sup>nd</sup> harmonic circulating current is limited by the SM inductor, which is verified using the study results shown in Sec. V-A.

### E. SM Inductance Selection

The stored energy EL in an inductor of each SM of CSMMC changes with time because the energy in the arm is fluctuating as shown by (24). This results in the current ripples in SM inductors. The current ripple in SM inductors depends on the size of the SM inductor LSM and the energy power ratio E(S). Here, E(S) signifies the energy storage requirements in the converter in terms of total energy storage per transferred MVA [28]. Since, E(S) is independent of the specific energy storage device [29], it can be assumed to

be same as that used for SM capacitance selection for VSMC. Typically E(S) is in the range of 10 kJ/MVA to 50 kJ/MVA depending upon the converter application [4]. The stored energy, EL, in an SM inductor is expressed as

$$E_L = \frac{1}{2} L_{SM} i_L^2. \tag{36}$$

Using (36), the total stored energy E in six arms of a three phase CSMC with rated power S is obtained by

$$E = 6 N E_L \tag{37}$$

$$S E(S) = 6 N \frac{1}{2} L_{SM} i_L^2. \tag{38}$$

The SM inductance LSM is then calculated as follows:

$$L_{SM} = \frac{S E(S)}{3 N i_L^2}. \tag{39}$$

Equation (39) confirms the duality in selection of SM inductance with that of SM capacitance selection given in [5]. Alternatively, LSM can also be derived as a function of inductor current ripple by considering the energy variation in the arm. Multiplying (36) with the number of SMs in an arm gives the stored energy in each arm. That is,

$$E_{arm} = \frac{1}{2} N L_{SM} i_L^2. \tag{40}$$

The current in each SM will vary with time as the inductors are charged and discharged. Consequently, the energy variation in each arm can be expressed as

$$E_{arm} + \frac{\Delta E}{2} = \frac{1}{2} N L_{SM} (i_L(1 + \Delta i_L))^2 \tag{41}$$



$$E_{arm} - \frac{\Delta E}{2} = \frac{1}{2} N L_{SM} (i_L(1 - \Delta i_L))^2. \quad (42)$$

where,  $\Delta E$  represents the peak to peak energy variation in the arm and  $\Delta i_L$  is the per unit current ripple in SM inductor for any given operating point. The inductance of the SM inductors can then be calculated by subtracting (42) from (41) and solving for  $L_{SM}$ . Accordingly,

$$L_{SM} = \frac{\Delta E}{2 N i_L^2 \Delta i_L}. \quad (43)$$

Equation (43) also confirms the duality in selection of SM inductance with that of SM capacitance selection given in [30].

### 3 CSMMC CONTROL

In CSMMC multiple SMs are connected in parallel in each arm. Hence to get the desired output current, it is required to insert or bypass a certain number of SMs in each arm at any point of time and the current through all the SMs should be balanced. This is done by using appropriate switching and balancing technique as explained below.

#### A. Switching Technique

To synthesize a multi-level output current waveform at the ac side of the CSMMC, the carrier phase shifted sinusoidal pulse width modulation (CPS-SPWM) scheme is used here. CPS-SPWM is most commonly used modulation strategy for modular multilevel converters as it has some distinctive features. The main feature of the CPS-SPWM is that the power handled by each SM of the same arm is evenly distributed [6]. Hence, using CPS-SPWM the inductor current balancing control can be easily achieved in CSMMC. The SM is inserted or bypassed based on the switching state produced from the

intersection of sinusoidal modulating signal and triangular carrier signal. Moreover, two options exist with CPS-SPWM:

1) non-interleaved switching; and 2) interleaved switching [7]. In non-interleaved switching, converter with  $N$  SMs per arm requires  $N$  triangular carriers with a switching frequency of  $f_{sw}$ , while each triangular carrier has a phase difference of  $2\pi/N$ . The triangular carriers for upper and lower arms of converter are the same. The reference signals of upper and lower arms are phase shifted by  $\pi$  radians. On the other hand, in interleaved switching, converter with  $N$  SMs per arm requires  $2N$  triangular carriers with a switching frequency of  $f_{sw}$ , while each triangular carrier has a phase difference of  $\pi/N$ . Hence, the number of carrier signals required are twice the number of SMs per arm. However, the phase difference between two consecutive triangular carriers of the same arm will be  $2\pi/N$ .

#### B. Inductor Current Balancing

In ideal condition, the current through each SM inductor of a CSMMC is given by (31). However, due to different electrical parameters of the SMs, the current through the SM inductors tends to be out of balance. Hence, a sorting based algorithm is proposed here for SM inductor current balancing in a CSMMC. Balancing of inductor currents in CSMMC is analogous to the balancing of capacitor voltages in VSMMC. The modulation technique, as described in Sec. IIIA, determines the number of SMs to be inserted or bypassed in the upper and lower arms of the converter. In order to keep the inductor currents balanced, a sorting based rule for inserting or bypassing of each SM is followed. The objective of the sorting strategy is to charge or discharge the

correct SM inductor. This is possible because the output current levels generated in CSMMC depends upon the number of SMs inserted in upper and lower arms and not by the specific order the SMs are inserted. Table I describes one of the possible switching states with non-interleaved switching for each current level in phase-a of three phase five level CSMMC. A block diagram of the SM inductor current balancing algorithm in a CSMMC for phase-a is shown in Fig 4.

The number of SMs to be inserted in upper and lower arms of phase-a are determined by the comparison of the sinusoidal modulating signals and triangular carrier signals, as shown in Fig 4. For the specified number of SMs to be inserted or bypassed, there are several combinations of SMs. The selection of the proper combination is done based on the values of SM inductor currents as well as the polarity of arm voltage. When the SM is inserted, the inductor current increases (decreases) if the voltage across SM is positive (negative). This fact is used for the SM inductor current balancing. The switching signals generated from this algorithm are given to the CSMMC.

Moreover, as can be observed in the diagram of Fig 4, sorting is done only when the SM is to be inserted or bypassed to reduce the switching losses




Fig 4. Block diagram of the indicator current balancing algorithm including CPS-SPWM for phase-a of a three phase CSMMC.

#### 4 CSMMC BASED STATCOM

The circuit configuration of a CSMMC based STATCOM is shown in Fig 5. The STATCOM is connected to the grid through a coupling transformer. In Fig 5,  $i_{LaU}$  and  $i_{LaL}$  represent controllable current sources, whose instantaneous value depends on the number of inserted and bypassed SMs

TABLE I  
ONE OF THE POSSIBLE SWITCHING STATES FOR EACH CURRENT LEVEL IN PHASE-a OF A THREE PHASE FIVE LEVEL CSMMC

$SM_{au1}$	$SM_{au2}$	$SM_{au3}$	$SM_{au4}$	$i_{au}$	$i_{al}$	$i_a$
1	1	1	1	$2I_{dc}/3$	0	$2I_{dc}/3$
1	1	1	0	$I_{dc}/2$	$I_{dc}/6$	$I_{dc}/3$
1	1	0	0	$I_{dc}/3$	$I_{dc}/3$	0
1	0	0	0	$I_{dc}/6$	$I_{dc}/2$	$-I_{dc}/3$
0	0	0	0	0	$2I_{dc}/3$	$-2I_{dc}/3$




Fig 5. Configuration of CSMMC based STATCOM

In each arm,  $C_f$  is the capacitance of the harmonic filter.  $L_{dc}$  is the dc link reactor used to reduce the dc current ripple.

### A. Controller Design

The control objectives for the system of Fig 5 are to provide the required reactive power compensation  $Q_{ref}$  to the grid and to regulate the dc-link current  $I_{dc}$ . The controller is implemented based on current mode control in synchronous dq frame as shown in Fig 6. In this approach, the CSMMC line current is regulated by the inner current control loop. The reactive power and dc link current are controlled by the outer current control loop




Fig 6. Diagram of CSMMC based STATCOM control system

The dynamic equations of phase-a in abc frame for the system of Fig 6 are expressed as

$$i_a = 2C_{arm} \frac{dv_a}{dt} - i_{Lau} + i_{Lal} \tag{44}$$

$$i_{sa} = i_a + C_f \frac{dv_a}{dt} \tag{45}$$

$$v_{sa} = v_a + R_s i_{sa} + L_s \frac{di_{sa}}{dt} \tag{46}$$

Here, (44) is obtained using (15) by considering the direction of the current as shown in Fig 6. Note that  $L_s$  and  $R_s$  in (46) represent the leakage inductance and resistance of the coupling transformer. These equations are valid for all the three phases. In (44), either the upper or lower arm current is selected to be the output of the controller because the upper and lower arm currents are phase shifted by  $\pi$  radians. Solving (16), (17) and (44), the converter line current in terms of the upper arm current is expressed as

$$i_a = 2C_{arm} \frac{dv_a}{dt} - 2i_{Lau} + \frac{2I_{dc}}{3} \tag{47}$$

Eqs. (45), (46) and (47) are transformed to the synchronous dq frame using the transformation T given by

$$T = \frac{2}{3} \begin{bmatrix} \cos(\theta) & \cos(\theta - \frac{2\pi}{3}) & \cos(\theta + \frac{2\pi}{3}) \\ \sin(\theta) & \sin(\theta - \frac{2\pi}{3}) & \sin(\theta + \frac{2\pi}{3}) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix} \tag{48}$$

Here, the d-axis is aligned to the grid voltage vector such that the d-axis component of grid voltage  $v_{sd} = 0$ . The phase locked loop (PLL) is used to detect the phase  $\theta$  of the grid voltage. For simplicity, a balanced grid voltage is assumed; hence the zero-sequence component is zero. Thus, the dq transformation of (47), (45) and (46) results in

$$i_d = 2C_{arm} \frac{dv_d}{dt} + 2\omega C_{arm} v_q - 2i_{Ldu} \quad (49)$$

$$i_q = 2C_{arm} \frac{dv_q}{dt} - 2\omega C_{arm} v_d - 2i_{Lqu} \quad (50)$$

$$i_{sd} = i_d + C_f \frac{dv_d}{dt} + \omega C_f v_q \quad (51)$$

$$i_{sq} = i_q + C_f \frac{dv_q}{dt} - \omega C_f v_d \quad (52)$$

$$v_{sd} = R_s i_{sd} + L_s \frac{di_{sd}}{dt} + \omega L_s i_{sq} + v_d \quad (53)$$

$$v_{sq} = R_s i_{sq} + L_s \frac{di_{sq}}{dt} - \omega L_s i_{sd} + v_q \quad (54)$$

In steady state, all derivatives can be set to zero. Thus, solving (49)-(54) and using the output of the inner P I controllers, dq components of the upper arm reference current  $i_{Ldu}$  and  $i_{Lqu}$  in steady state are determined as

$$i_{Ldu} = PI(i_{sdref} - i_{sd}) - \frac{1}{2}((1 - \omega^2 L_s(C_f + 2C_{arm}))\omega(C_f + 2C_{arm})v_{sq} + \omega(C_f + 2C_{arm})R_s i_{sq}) \quad (55)$$

$$i_{Lqu} = PI(i_{sqref} - i_{sq}) - \frac{1}{2}((1 - \omega^2 L_s(C_f + 2C_{arm}))\omega(C_f + 2C_{arm})v_{sd} - \omega(C_f + 2C_{arm})R_s i_{sd}) \quad (56)$$

Note that the reference current  $i_{sdref}$  is generated based on commanded reactive power  $Q_{ref}$  in outer control loop.

With the aligned synchronous frame, d-axis component of grid voltage  $v_{sd} = 0$ . Therefore, the reactive power output to the grid can be expressed as follows:

$$Q_{ref} = -\frac{3}{2} v_{sq} i_{sdref} \quad (57)$$

To obtain  $i_{sqref}$ , the dc current controller is employed as shown in Fig 6. Finally, the reference arm currents  $i_{Ldu}$  and  $i_{Lqu}$  obtained from (55) and (56) are normalized within the range  $[-1, 1]$ , and transformed back to the abc frame to get the upper arm reference currents  $i_{Lpu}$ ,  $p = a, b, c$ , as shown in Fig 6. The lower arm reference currents  $i_{Lpl}$ ,  $p = a, b, c$  in respective phase are shifted by  $\pi$  radians. Switching signals are then generated using CPS-SPWM and inductor current balancing technique. These switching signals are given to the CSMMC. Depending on the switching singles, the CSMMC generates the desired output current by inserting/bypassing the SMs in each arm.

## IV INTRODUCTION TO FUZZY LOGIC CONTROLLER

L. A. Zadeh presented the first paper on fuzzy set theory in 1965. Since then, a new language was developed to describe the fuzzy properties of reality, which are very difficult and sometime even impossible to be described using conventional methods. Fuzzy set theory has been widely used in the control area with some application to dc-to-dc converter system. A simple fuzzy logic control is built up by a group of rules based on the human knowledge of system behavior. Matlab/Simulink simulation model is built to study the dynamic behavior of dc-to-dc converter and performance of proposed controllers. Furthermore, design of fuzzy logic controller can provide desirable both small signal and large signal dynamic performance at same time, which is not possible with linear control technique.

Thus, fuzzy logic controller has been potential ability to improve the robustness of dc-to-dc converters. The basic scheme of a fuzzy logic controller is shown in Fig 5 and consists of four principal components such as: a fuzzification interface, which converts input data into suitable linguistic values; a knowledge base, which consists of a data base with the necessary linguistic definitions and the control rule set; a decision-making logic which, simulating a human decision process, infer the fuzzy control action from the knowledge of the control rules and linguistic variable definitions; a de-fuzzification interface which yields non fuzzy control action from an inferred fuzzy control action [10].




Fig.7. General Structure of the fuzzy logic controller on closed-loop system

The fuzzy control systems are based on expert knowledge that converts the human linguistic concepts into an automatic control strategy without any complicated mathematical model [10]. Simulation is performed in buck converter to verify the proposed fuzzy logic controllers.




Fig.8. Block diagram of the Fuzzy Logic Controller (FLC) for dc-dc converters

### A. Fuzzy Logic Membership Functions:

The dc-dc converter is a nonlinear function of the duty cycle because of the small signal model and its control method was applied to the control of boost converters. Fuzzy controllers do not require an exact mathematical model. Instead, they are designed based on general knowledge of the plant. Fuzzy controllers are designed to adapt to varying operating points. Fuzzy Logic Controller is designed to control the output of boost dc-dc converter using Mamdani style fuzzy inference system. Two input variables, error (e) and change of error (de) are used in this fuzzy logic system. The single output variable (u) is duty cycle of PWM output.




Fig. 9. The Membership Function plots of error




Fig.10. The Membership Function plots of change error




Fig Fig.11. the Membership Function plots of duty ratio

### B. Fuzzy Logic Rules:

The objective of this dissertation is to control the output voltage of the boost converter. The error and change of error of the output voltage will be the inputs of fuzzy logic controller. These 2 inputs are divided into five groups; NB: Negative Big, NS: Negative Small, ZO: Zero Area, PS: Positive small and PB: Positive Big and its parameter [10]. These fuzzy control rules for error and change of error can be referred in the table that is shown in Table I as per below:

Table II

Table rules for error and change of error

(de) \ (e)	NB	NS	ZO	PS	PB
NB	NB	NB	NB	NS	ZO
NS	NB	NB	NS	ZO	PS
ZO	NB	NS	ZO	PS	PB
PS	NS	ZO	PS	PB	PB
PB	ZO	PS	PB	PB	PB

## VII MATLAB/SIMULATION RESULTS







Fig 5.1 Matlab/simulink model of CSMMC based STATCOM control system



(a)



(b)



(c)

Fig 5.2 Simulation Waveforms of Phase a of a standalone CSMMC with interleaved switching for  $t < 1$  and non interleaved with  $t > 1$  (a)  $i_{la}$  (b) source voltage (c) Inductor currents for upper and lower arms







Fig 5.3 THD of Current waveform with PI controller




(a)




(b)




(c)



(d)




(e)




(f)


**Fig 5.4** Simulation results of STATCOM during transition from capacitive to inductive mode of operation at  $t = 5$  s. (a) Reactive power (b) dq components of a grid current (c) dq components of a grid voltage (d) Phase voltage and current (11kV side) (e) Output current of converter (before filter) (f) Filter current.




(a)







(b)




(c)




(d)



**Fig 5.5 Simulation results of STATCOM during transition from inductive to capacitive mode of operation at  $t = 6$  s. (a) Reactive power (b) dq components of a grid current (c) dq components of a grid voltage (d) Phase voltage and current (11kV side) (e) Output current of converter (before filter) (f) Filter current.**




**Fig 5.6 (a) SM inductor currents in upper arm during transition from capacitive to inductive mode of operation at  $t = 5$  s. (b) DC link current.**




**Fig 5.7 Simulation results of STATCOM during DC fault at  $t = 11$  s, for a duration of 0.2 s. (a) DC link current and voltage (b) Active and reactive power (c) and (d) Three phase voltages and currents (11kV side) .**






(a)



(b)



(c)

Fig 5.8 Simulation results of STATCOM during AC fault on grid side at  $t = 7$  s, for a duration of 0.5 s. (a) Reactive power (b) dq components of a grid current (c) dq components of a grid voltage.




Fig 5.9 simulink diagram of fuzzy controller




Fig 5.10 THD of Current waveform with fuzzy controller

## CONCLUSION

The detailed analytical analysis of a CSMMC and its application as a STATCOM have been presented. In CSMMC, it is important to select SM inductance appropriately because it strongly influences the inductor current ripple. Hence, the method for SM inductance selection is proposed. The CSCs using fully controllable switches have many advantages than LCCs. The main features of CSCs using self-commutating devices are: 1) independent control of the active and reactive power, 2) it can be operated in weak grids or with passive loads, and 3) relatively small footprint because the ac side filters can be eliminated due to low harmonic distortion. The control strategy in dq frame is presented for the CSMMC based STATCOM. The study also shows that the proposed inductor current balancing strategy can effectively provide current balancing for the CSMMC inductors. Hence, CSMMC can be considered as the potential candidate for HVDC and FACTS applications. By using the simulation

results we can analyze the proposed method.

## REFERENCES

- [1] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in Proc. IEEE Power Tech Conf., Bologna, vol. 3, June 2003.
- [2] B. Li, Y. Zhang, R. Yang, R. Xu, D. Xu, and W. Wang, "Seamless transition control for modular multilevel converters when inserting a cold-reserve redundant submodule," IEEE Trans. Power Electron., vol. 30, no. 8, pp. 4052–4057, Aug. 2015.
- [3] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular multilevel converters for HVDC applications: Review on converter cells and functionalities," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 18–36, Jan. 2015.
- [4] M. Zygmanowski, B. Grzesik, and R. Nalepa, "Capacitance and inductance selection of the modular multilevel converter," in Proc. IEEE EPE, Lille, France, Sep. 2013.
- [5] J. Peralta, H. Saad, S. Denetire, J. Mahseredjian, and S. Nguefeu, "Detailed and averaged models for a 401-level MMC-HVDC system," IEEE Trans. Power Delivery, vol. 27, no. 3, pp. 1501–1508, July 2012.
- [6] B. Li, R. Yang, D. Xu, G. Wang, W. Wang, and D. Xu, "Analysis of the phase-shifted carrier modulation for modular multilevel converters," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 297–310, Jan. 2015.
- [7] W. Merwe, "Natural balancing of the 2-cell modular multilevel converter," IEEE Trans. Ind. Appl., vol. 50, no. 6, pp. 4028–4035, Dec. 2014.
- [8] J. Zhang and C. Zhao, "The research of SM topology with DC fault tolerance in MMC-HVDC," IEEE Trans. Power Del., vol. 30, no. 3, pp. 1561–1568, June 2015.
- [9] Y. Lee, S. Cui, S. Kim, and S. Sul, "Control of hybrid HVDC transmission system with LCC and FB-MMC," in Proc. IEEE ECCE, Pittsburgh, pp. 475–482, Sep. 2014.
- [10] R. E. Torres-Olguin, A. Garces, M. Molinas, and T. Undeland, "Integration of offshore wind farm using a hybrid HVDC transmission composed by the PWM current source converter and line commutated converter," IEEE Trans. Energy Conv., vol. 28, no. 1, pp. 125–134, Mar. 2013.
- [11] J. Dai, D. Xu, and B. Wu, "A novel control scheme for current source converter based PMSG wind energy conversion systems," IEEE Trans. Power Electron., vol. 24, no. 4, pp. 963–972, Apr. 2009.
- [12] D. Shen and P. W. Lehn, "Modeling, analysis, and control of a current source inverter-based STATCOM," IEEE Trans. Power Del., vol. 17, no. 1, pp. 248–253, Jan. 2002.
- [13] Y. Ye, M. Kazerani, and V. H. Quintana, "Current source converter based STATCOM: modeling and control," IEEE Trans. Power Del., vol. 20, no. 2, pp. 795–800, Apr. 2005.
- [14] H. F. Bilgin et al., "Reactive power compensation of coal mining excavators by using a new generation STATCOM," IEEE Trans. Ind. Appl., vol. 43, no. 1, pp. 97–110, Jan.-Feb. 2007.
- [15] P. J. Grbovic, F. Gruson, N. Idir, and P. L. Moigne, "Turn-on performance of reverse blocking IGBT (RB IGBT) and optimization using advanced gate driver," IEEE Trans. Power Electron., vol. 25, no. 4, pp. 970–980, Apr. 2010.
- [16] H. Uemura, F. Krismer, and J. W. Kolar, "Comparative evaluation of T-type

- topologies comprising standard and reverse-blocking IGBTs,” in Proc. IEEE ECCE, Denver, CO, pp. 1288–1295, Sep. 2013.
- [17] P. Ladoux, N. Serbia, and E. Carroll, “On the potential of IGCTs in HVDC,” IEEE Journal of Emerging and Selected Topics in Power Electron., vol. PP, no. 99, pp. 1–1, May 2015.
- [18] N. Binesh and B. Wu, “5-level parallel current source inverter for high power application with DC current balance control,” in Proc. IEEE IEMDC, Niagara Falls, ON, pp. 504–509, May 2011.
- [19] M. P. Aguirre, L. Calvino, and M. I. Valla, “Multilevel current-source inverter with FPGA control,” IEEE Trans. Ind. Electron., vol. 60, no. 1, pp. 3–10, Jan. 2013.
- [20] Y. Zhang, T. Tang, L. Chen, F. Guo, and J. Li, “A novel voltage-source converter topology suitable for interface of renewable sources,” in Proc. IEEE ICEMS, Tokyo, pp. 1–6, Nov. 2009.
- [21] M. A. Perez, R. Lizana, C. Azocar, J. Rodriguez, and B. Wu, “Modular multilevel cascaded converter based on current source H-bridges cells,” in Proc. IEEE IECON, Montreal, pp. 3443–3448, Oct. 2012.
- [22] J. Liang, A. Nami, F. Dijkhuizen, P. Tenca, and J. Sastry, “Current source modular multilevel converter for HVDC and FACTS,” in Proc. IEEE EPE, Lille, France, Sep. 2013.
- [23] Y. Liu, Y. Tang, and J. Shi, “Application of small-sized SMES in an EV charging station with DC bus and PV system,” IEEE Trans. Appl. Supercond., vol. 25, no. 3, Jun. 2015.
- [24] M. H. Ali, B. Wu, and R. A. Dougal, “An overview of SMES applications in power and energy systems,” IEEE Trans. Sust. Energy, vol. 1, no. 1, pp. 38–47, Apr. 2010.
- [25] Q. Song, W. Liu, X. Li, H. Rao, S. Xu, and L. Li, “A steady-state analysis method for a modular multilevel converter,” IEEE Trans. Power Electron., vol. 28, no. 8, pp. 3702–3713, Aug. 2013.
- [26] M. Saeedifard and R. Iravani, “Dynamic performance of a modular multilevel back-to-back HVDC system,” IEEE Trans. Power Del., vol. 25, no. 4, pp. 2903–2912, Oct. 2010.
- [27] J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas, and J. Zaragoza, “Circulating current injection methods based on instantaneous information for the modular multilevel converter,” IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 777–788, Feb. 2015.
- [28] K. Ilves, S. Norrga, L. Harnefors, and H. P. Nee, “On energy storage requirements in modular multilevel converters,” IEEE Trans. Power Electron., vol. 29, no. 1, pp. 77–88, Jan. 2014.
- [29] T. Christen and M. W. Carlen, “Theory of Ragone plots,” Journal of Power Sources, Elsevier, vol. 91, pp. 210–216, Mar. 2000.
- [30] M. M. C. Merlin and T. C. Green, “Cell capacitor sizing in multilevel converters: cases of the modular multilevel converter and alternate arm converter,” IET Power Electron., vol. 8, no. 2, pp. 350–360, Mar. 2015.