



COPY RIGHT



2018 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 15th Nov 2018. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12](http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12)

Title: **DESIGN AND IMPLEMENTATION OF ULTRA CAPACITOR BASED DYNAMIC VOLTAGE RESTORER FOR SENSITIVE LOAD APPLICATIONS**

Volume 07, Issue 12, Pages: 205–214.

Paper Authors

RAJULAPATI SIVA RAMA PRASAD, SHAIK SHAREEF, MD. FIROZ ALI

Nimra College of Engineering & Technology, A.P., India.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

DESIGN AND IMPLEMENTATION OF ULTRA CAPACITOR BASED DYNAMIC VOLTAGE RESTORER FOR SENSITIVE LOAD APPLICATIONS

RAJULAPATI SIVA RAMA PRASAD¹, SHAIK SHAREEF², MD.FIROZ ALI³

¹Student, M.Tech (POWER SYSTEMS), Nimra College of Engineering & Technology, A.P., India.

²Assistant Professor, Dept. of Electrical & Electronics Engineering, Nimra College of Engineering & Technology, A.P., India.

³Associate Professor and Head, Dept. of Electrical & Electronics Engineering, Nimra College of Engineering & Technology, A.P., India.

¹sivaram-sriprasad239@gmail.com

Abstract—This paper presents a novel system with improving the voltage quality for the application to sensitive loads from voltage sags/ swells using a dynamic voltage restorer (DVR). Because of higher active power requirement need of jump compensation caused considerable rise in cost and size of the dc link energy storage system (ESS) of DVR. Abovementioned control strategies either diminish the phase jump or progress the employment of dc link energy by, dipping the amplitude of the injected voltage or Optimizing the dc bus energy. In this manuscript, an enhanced sag/swell compensation approach is proposed, and also mitigates the phase jump in the load voltage although improving the overall sag recompense time. In accumulation to this ultra capacitor is used as dc link, which is attached to the system by means of dc-dc converter. An investigative study shows that this anticipated method drastically increases the DVR sag/swell support time compared with the older phase jump reimbursement techniques. This development can also be seen as a significant reduction in dclink capacitor size for latest installation. The performance of the proposed method is evaluated using simulation study using MATLAB/SIMULINK software.

Index Terms—Dynamic voltage restorer (DVR), UCAP, voltage sag compensation, voltage source inverter (VSI).

I. INTRODUCTION

In industrialized distribution systems, the grid voltage instability (sags, swells, flickers, and harmonics) are the most universal power quality problems [1]. Sag, is typically caused by a fault at the distant bus and is all the time accompanied by a phase angle jump. The phase jump in the voltage can commence transient current in the transformers, capacitors, and motors [2]. It can also disturb the function of commutated converters and may possibly lead to malfunction in the performance of thyristor-based loads [3]. Therefore it is very important to protect sensitive loads, especially from the voltage sags with phase jump [4]. To guard sensitive loads from grid voltage sags, custom power devices are being extensively used [5]–[8]. Amongst these devices,

DVR has emerged as the most cost effective and complete solution [9]–[11]. The system arrangement of a DVR is shown in Fig. 1. It consists of a dc link ultra capacitor (serving as an energy reserve), a six-switch voltage source inverter (VSI), a series injection transformer, and an LC filter for eliminating switching harmonics from the injected voltage. The major function of the DVR is to introduce a voltage with definite magnitude and phase in series with the source voltage such that the load connected always sees the pure sinusoidal voltage at its terminals. Several control strategies for DVR have been reported in the literature [12]. The prominence is on either reducing the voltage rating of DVR by aligning the injected voltage with the source voltage or

minimizing the dc storage capacity with the help of reactive power compensation/energy-optimized approach [12]–[14]. All of these techniques, still, cannot correct the phase jump and therefore can result in early tripping of sensitive loads [15].




Fig. 1 Basic DVR-based system configuration

The only promising way to mitigate the phase jump is to re-establish the load voltage to the prefault value. Such a strategy is addressed as presag compensation in [13]. Nevertheless, the phase jump compensation with the help of presag method requires a considerable amount of active power from dc link capacitor. Therefore, this method will necessitate a larger size capacitor or will result in shorter sag hold up time. In [16] and [17], a fascinating technique is projected to increase the compensation time while mitigating the voltage phase jump. In this technique, if the dc link voltage drops to the threshold limit, the amount of the injected voltage is decreased by synchronizing the phase-locked loop (PLL) to the grid voltage. This allows additional utilization of the dc link capacitor energy and extends the compensation time by some point. Though, it continues to consume the energy in the dc link capacitor throughout the duration of compensation and imposes restriction on compensation time improvement. This paper proposes a novel control strategy in which the main purpose is to improve the sag/swell compensation time whereas mitigating the voltage phase jump. Of all the energy storage technologies flywheel energy storage system (FESS), super conducting

magnet energy storage (SMES), battery energy storage system (BESS), and ultracapacitors (UCAPs), UCAPs are perfect for providing active power support for actions on the distribution grid which need active power support in the seconds to minutes timescale like voltage sags/swells, active/reactive power support, and renewable intermittency smoothing [7]. The proposed method objective is regulating the involvement of active power to the least possible value. To avoid the difficulty of over-modulation, in the case of deeper sag depth, an iterative loop is engaged in the control block. It is found that the proposed technique can result in more than 50% extra sag support time when compared with the process in [16] and [17]. The performance of the proposed technique is validated using simulation results.

II. OVERVIEW OF DVR OPERATION

In this section, different sag compensation approaches [12]–[15] are briefly discussed. The phasor representations of these methods are given in Fig. 2. The phasors V_G and V'_G represent the rated and sagged grid voltages, respectively, whereas V_L and V'_L are the load voltages before and after the sag. To effectively highlight the differences among these methods, PDVR and QDVR are also incorporated in the phasor diagrams. This is mainly to illustrate the amount of active and reactive powers demanded by each method. All of the quantities are drawn considering the load current (I_L) as reference phasor.

A. In-Phase Compensation

In this type of compensation, DVR injects the smallest possible voltage magnitude in phase with the sagged grid voltage. However, as seen from Fig. 2(a), this method cannot correct the phase jump. The DVR-injected voltage magnitude and angle are given as

$$V_{DVR} = \sqrt{2} (V_L - V'_G) \quad (1)$$

$$\angle V_{DVR} = \theta_L \quad (2)$$




Fig. 2 Per-phase phasor representation of the basic compensation topologies for DVR (a) In-phase injection (b) Quadrature injection (c) Quadrature injection limiting case (d) Energy-optimized injection (e) Presag injection

B. Quadrature Injection (Reactive Compensation)

In this method, the DVR injects voltage in quadrature with the load current, i.e., it corrects the sag with only reactive power. Using Fig. 2(b), the injected voltage magnitude and angle are given as

$$V_{DVR} = \sqrt{2} \sqrt{V_L^2 + V_G'^2 - 2V_L V_G' \cos(\alpha + \delta)} \quad (3)$$

$$\angle V_{DVR} = \frac{\pi}{2} \quad (4)$$

Where δ is the phase jump in the grid voltage due to the sag and α is the phase jump induced due to reactive power compensation. As reported in [12], the maximum sag depth ($\Delta V_{sag,max}$) that can be compensated using quadrature injection is closely related with the load power factor and can be expressed as

$$\Delta V_{sag-max} \leq (1 - \cos \theta_L). \quad (5)$$

The corresponding maximum injected voltage is given as

$$V_{DVR-max} = \frac{V_G'}{1 - \Delta V_{sag,max}} \sin \theta_L. \quad (6)$$

Fig. 2(c) shows the limiting case for quadrature injection where DVR supports the full load reactive power while the grid operates at unity power factor.

C. Energy-Optimized Injection

This method is developed in [15] to enhance the performance of the quadrature injection method for the sag depth deeper than the limit in (5), where the DVR injects certain active power. The DVR voltage magnitude and injection angle can be calculated from Fig. 2(d)

$$V_{DVR} = \sqrt{2} \sqrt{V_L^2 + V_G'^2 - 2V_L V_G' \cos(\theta_L)} \quad (7)$$

$$\angle V_{DVR} = \tan^{-1} \left(\frac{V_L (\sin \theta_L)}{V_L \cos \theta_L - V_G'} \right). \quad (8)$$

D. Presag Compensation

In this method, both load voltage magnitude and phase are restored to presag values. Unlike the previous methods in Fig. 2(a), (b), and (d), the presag method in Fig. 2(e) can successfully compensate the phase jump. However, this phase jump correction requires an additional active power from the d-link capacitor. A positive phase jump leads to an increase in angle between the grid voltage and the load current, increasing the active power burden on DVR compared to negative phase jump. Using Fig. 2(e), the injected voltage magnitude and angle can be written as

$$V_{DVR} = \sqrt{2} \sqrt{V_L^2 + V_G'^2 - 2V_L V_G' \cos(\delta)} \quad (9)$$

$$\angle V_{DVR} = \tan^{-1} \left(\frac{V_L \sin \theta_L - V_G' \sin(\theta_L - \delta)}{V_L \cos \theta_L - V_G' \cos(\theta_L - \delta)} \right). \quad (10)$$

III. POWER FLOW ANALYSIS AND MAXIMUM COMPENSATION TIME

As explained earlier, the presag method is the most energy intensive method, and the injected power can be quite high even for shallow sag depths. Based on the phasor diagram of Fig. 2(e) [(9) and (10)], the active power associated with the presag method can be expressed in terms of sag depth, phase jump, and load power factor as given in the following:

$$P_{\text{presag}} = \sqrt{3}V_L I_L (\cos(\theta_L) - (1 - \Delta V_{\text{sag}}) \cos(\theta_L - \delta)). \quad (11)$$

A detailed derivation of (11) is given in Appendix A. Fig. 3 shows the DVR active power for a range of variation in sag depth ($0.1 \leq \Delta V_{\text{sag}} \leq 0.9$) and power factor ($0.4 \leq \cos \theta_L \leq 0.9$). The phase jump δ is fixed at $+25^\circ$. As seen from the graph of Fig. 3, the active power supplied by DVR is relatively high (>0.4 p.u.) for the presag method. The theoretical power flow analysis conducted previously holds true as long as there is a significant amount of energy in the dc link capacitor. However, in the actual system, since it has a finite amount of energy, the voltage across the dc link capacitor V_{dc} reduces. The following relationship should be satisfied at all time in order to achieve the adequate operation of DVR-VSI [18]:

$$\frac{V_{\text{dvr}}}{n_t} \leq \frac{m_{i-\text{max}} V_{\text{dc}}}{2} \quad (12)$$

Where n_t is the turns ratio of the series transformer and $m_{i-\text{max}}$ is the maximum modulation index of VSI. V_{dvr} is the injected phase to neutral voltage. V_{dc} is the dc link voltage. As soon as the dc link voltage decreases below $V_{\text{dc}} - \text{min}$, i.e., the limit set by (12), the DVR controller must stop the compensation process to avoid harmonics contamination in the load voltage. The energy stored in the dc link capacitor is equal to

$$E_{c-\text{dc}} = \frac{1}{2} C_{\text{dc}} V_{\text{dc}}^2. \quad (13)$$

The power flow out of the dc link capacitor in the steady state is given as

$$P_{c-\text{dc}} = \frac{1}{2} C_{\text{dc}} \frac{d}{dt} V_{\text{dc}}^2. \quad (14)$$

Considering a lossless DVR system, the dc power in (14) can be equated with the ac power of (11) to find the capacitor size. However, owing to the flow of active power, the dc link voltage drops, and the limit in (12) can be violated. This limitation restrains the DVR operation even though

there is sufficient amount of stored energy in the dc link capacitor as shown in Fig. 4. Furthermore, the gradient of the dc link voltage dv_{dc}/dt is directly proportional to the DVR-injected active power, i.e., P_{dvr} . The lower the value of P_{dvr} , the smaller is the slope of the dc link voltage and the higher will be the time for which $V_{\text{dvr}}/n_t \leq (m_{i-\text{max}} V_{\text{dc}})/2$. This leads to the following two hypotheses.

- 1) The energy stored in the dc link capacitor can further be utilized.
- 2) The rate of change (fall) of the dc link voltage can further be optimized.




Fig 3 Active power associated with the presag compensation method for different sag depths (phase jump = 25°).




Fig 4 DC link capacitor voltage profile during presag injection

This brings another important variable in the power flow analysis which is the “maximum compensation time $t_{c-\text{max}}$.” It is the direct measure of “useful” stored charge/energy in the dc

link capacitor. The t_{c-max} can be determined from the boundary condition of (12) and (14) as given in the following:

$$t_{c-max} = \frac{C * \left[V_{dc}^2 - \left(\frac{2 * V_{dvr}}{m_{i-max} * n_t} \right)^2 \right]}{2 * P_{dvr}} \quad (15)$$

A detailed derivation of (15) is given in Appendix B. To increase t_{c-max} , Meyer et al. suggested a method in [16] and [17] which decrease the injected voltage magnitude once the dc link voltage dropped to the threshold limit of (12) and allows further utilization of the dc link stored energy. However, as discussed in the introduction section, this method has no control on the injected active power and therefore is not the best choice for getting the maximum compensation time [18].

IV. PROPOSED COMPENSATION SCHEME

The work presented in this paper proposes an enhanced sag compensation method to extend the DVR compensation time. It optimizes the gradient of the dc link voltage (dv_{dc}/dt) by regulating the amount of active power injected by DVR. In the proposed method, the controller restores both phase and amplitude of the load voltage to the presag value and then initiates a transition toward the minimum active power (MAP) mode. The overall operation sequence and implementation of the proposed compensation method is discussed in the following subsections.

A. Phase Jump Detection and Presag Restoration

For detecting the phase jump, two PLLs are employed (one over the load voltage and another over the source voltage), giving θ_{V_L} and θ_{V_g} , respectively. As soon as the sag is detected, the first step is to determine the DVR initial injection angle that avoids the phase jump at the load side. This is done by freezing the load voltage PLL that gives the presag angle (θ_{V_Lp}). On the other hand, the unrestricted grid voltage PLL gives the grid voltage phase (θ_{V_g}). The

difference between these two angles gives the initial angle of injection

$$\left. \begin{aligned} \theta_{init} &= \theta_L + (\theta_{V_Lp} - \theta_{V_g}) \\ &= \theta_L + \delta \end{aligned} \right\} \quad (16)$$

Note that, in the steady state, both angles will be identical, and thus, the difference will be zero. For sag detection, the absolute difference between the reference load voltage (1 p.u.) and the actual grid voltage (p.u.) in synchronous reference frame is calculated as follows [7], [19]–[22]:

$$\Delta V_{sag} = \left| 1 - \sqrt{V_{gd}^2 + V_{gq}^2} \right| \quad (17)$$

As soon as $\Delta V_{sag} > 0.1$, it is recognized as voltage sag [23].

B. Controlled Transition toward the MAP Mode

Once the presag voltage is successfully restored, after one cycle, a smooth transition toward the MAP mode is initiated and completed over the next one to two cycles. The final injection angle of DVR (θ_{fin}) is given as

$$\theta_{fin} = \left\{ \begin{aligned} \frac{\pi}{2} + \gamma, & \quad \text{if } \Delta V_{sag} \leq (1 - \cos \theta_L) \\ \pi - \tan^{-1} \left(\frac{V_L (\sin \theta_L)}{V_L \cos \theta_L - V_g'} \right), & \quad \text{if } \Delta V_{sag} > (1 - \cos \theta_L) \end{aligned} \right\} \quad (18)$$

A detailed derivation of (18) is given in Appendix C. The first part of (18) represents the self-supporting mode of operation in which the DVR absorbs active power (relatively very small amount) from the grid to overcome the system losses and thus maintains a constant voltage across the dc link capacitor. The term γ indicates the reduction in θ_{fin} due to loss component and is determined by the dc link (PI) controller. The second part of (18) represents a case where the self-supported dc link cannot be maintained due to the constraint in (5). To ensure a smooth changeover, a transition ramp is defined between the initial and final operating points, as given in the following:

$$\theta_{trans} = \theta_{init} + \frac{\theta_{fin} - \theta_{init}}{\Delta T} (t) \quad (19)$$

Where ΔT determines the slope of the transition curve and is chosen as 30 ms.

C. Iterative Decrement in Injection Angle

In self-supporting mode, the DVR can compensate the sag for an indefinitely long time. However, for deeper sag depths, there is certain nonzero active power injected by DVR. This causes a reduction in the energy stored in the dc link capacitor, and consequently, its voltage reduces (gradually). To maintain the required voltage at the inverter output side, the controller increases the modulation index m_i until it reaches $m_i\text{-max}$. This is the limiting case as explained by (12), beyond which the controller goes into over-modulation and cannot maintain the rated load voltage. To avoid this over-modulation condition, an iterative control loop is used, which constantly monitors the dc link voltage and decreases θ_{fin} in (18) to keep $V_{dc} > V_{dc\text{-min}}$ and is given as

$$\theta_{fin} = \theta_{fin} - \epsilon \quad (20)$$

Where ϵ is chosen as 0.01 rad.




Fig 5 Phasor diagram for the proposed sag compensation method (a) Presag restoration, (b) intermediate transition, (c) final load voltage with MAP injection, and (d) DVR visualization as the variable virtual impedance changes from resistive to dominant capacitive (sag) or inductive (swell)

D. Operation Sequence

Fig. 5(a)–(c) depicts the overall operation sequence of the proposed phase jump compensation scheme. The transition from high active power mode (presag) to MAP mode is shown in three steps. The illustration is for the case

where the sag depth is more than the limit in (5) and there is a positive phase jump associated with the sag. As discussed previously and shown in Fig. 5(a), DVR initiates the compensation by supplying high active power to the load ($V_{r1} \gg V_{x1}$) and restores both magnitude and phase of the load voltage to presag values. After one cycle, the transition toward the MAP mode is initiated, and DVR gradually increases the contribution of reactive power. As seen from Fig. 5(b) and (c), the injected voltage magnitude and its phase angle are gradually increasing until V^L reaches $V_L\text{-opt}$. Note that at the final operating point $V_{r1} \ll V_{x1}$. The aforementioned DVR operation can be viewed as an equivalent variable impedance Z_v where the operation begins with dominant resistive impedance $Z_v = R$ (high active power) and completes as dominant capacitive impedance $Z_v \approx XC$ (high reactive power).

V. ANALYTICAL STUDY ON COMPENSATION TIME WITH DIFFERENT APPROACHES

In this section, a comparative study is presented to determine the maximum compensation time achieved using the aforementioned phase jump compensation methods. These include the following: 1) the presag; 2) the method given in [16], named as presag-in-phase in this paper; and 3) the proposed method. Table I shows the various design parameters used for the comparison. The maximum compensation time of 200 ms (10 cycles) with a phase jump of $+45^\circ$ is taken as reference. Using (15), the value of the dc link capacitor is obtained as $9000 \mu\text{F}$. The sag depth is varied over a range of values from 10% to 80% of nominal grid voltage, keeping the power factor and phase jump fixed at 0.7 lagging and $+45^\circ$, respectively. Analytically computed DVR-injected magnitude and maximum compensation times are provided in Fig. 6. Note that the DVR voltage magnitudes are shown after the first one cycle of compensation as all of the three methods

perform identically for the first cycle. As seen from Fig. 6(b), both the presag and proposed methods have the same VDVR magnitude for a sag depth greater than the limit in (6), i.e., 30%. However, as noticed from Fig. 6(a), t_{c-max} is highest for the proposed method for all values of sag depths. For the designed range of 50% sag depth, it can be seen that the presag-in-phase method improves the compensation time from 10 to 16 cycles over the presag method. The proposed method further improves it to 22 cycles. Moreover, for the sag depth lower than 30%, the proposed method can withstand any sag duration by operating in the self-supporting mode. The significant improvement in the compensation time is due to the least possible utilization of dc link active power, thus resulting in the slowest discharging of the dc link capacitor. Note that the proposed method does not result in higher injection voltage magnitude than the design limit of 0.7 p.u., which is clear in Fig. 6(b). Fig. 7 depicts the scenario where the phase jump is varied from -90° to $+90^\circ$ for a sag depth of 0.5 p.u. and other boundary conditions from Table I. As seen from the graph, the maximum compensation time is highest for the proposed method. It can also be noted that the presag method becomes unable to correct the phase jump beyond -60° and $+60^\circ$ due to violation of (12).




Fig 6 Maximum compensation time and DVR-injected voltage for various sag depths with different methods. (a) Compensation time cycles. (b) VDVR p.u.




Fig 7 Maximum compensation time for a range of variation in phase jump

TABLE I
DVR SYSTEM PARAMETERS (BOUNDARY CONDITIONS)

Parameter	Value
Grid voltage (L-L) (rms) V_{base}	415 V
Line frequency	50 Hz
Nominal Power (Base kVA)	10 kVA
Nominal Load power factor	0.7 Lagging
Maximum compensation time	10 cycles
Maximum sag depth	0.5 p.u
Maximum phase jump	$\pm 45^\circ$
Maximum injected voltage	0.7 p.u
Transformer turns ratio	1:1
DC link Capacitance value	9000 μ F

VI. UCAP AND BIDIRECTIONAL DC-DC CONVERTER

A. UCAP

Of all the energy storage technologies flywheel energy storage system (FESS), superconducting magnet energy storage (SMES), battery energy storage system (BESS), and ultracapacitors (UCAPs), UCAPs are perfect for providing active power support for actions on the distribution grid which need active power support in the seconds to minutes timescale like voltage sags/swells, active/reactive power support, and renewable intermittency smoothing [7].

Bidirectional DC-DC Converter and Controller

A bidirectional dc-dc converter is required as an interface between the UCAP and the dc-link, since the UCAP voltage varies with the amount of

energy discharged, while the dc-linkvoltage has to be stiff. The dc–dcconverter should operate in Discharge mode, while providingactive/reactive power support and voltage sag compensation.The dc–dc converter should also be able to operate in bidirectionalmode to be able to charge or absorb additional powerfrom the grid during intermittency smoothing. In this paper,the bidirectional dc–dc converter acts as a boost converter,while discharging power from the UCAP and acts as a buckconverter while charging the UCAP from the grid.Average current mode control, which is widely explored inliterature [19], is used to regulate the output voltage of the bidirectionaldc–dc converter in both Buck and Boost modes whilecharging and discharging the UCAP bank. This method tendsto be more stable when compared with other methods likevoltage mode control and peak current mode control. Averagecurrent mode controller, where the actualoutput voltage V_{out} is compared with the reference voltage V_{ref} and the error is passed through the voltage compensator $C1$ (s) that generates the average reference current I_{uref} .

VII. SIMULATION RESULTS




Fig 8 simulation diagram of Proposed DVR system with UCAP and DC-DC converter




Fig. 9 Simulation results for the proposed sag compensation methodfor 50% sag depth. (a) PCC voltage. (b) Load voltage. (c) DVR voltage.(d) DVR active and reactive power. (e) DC link voltage.




Fig 9 Simulation results for the proposed sag compensation methodfor 23% sag depth. (a) PCC voltage. (b) Load voltage. (c) DVR voltage.(d) DVR active and reactive power. (e) DC link voltage.

VIII. CONCLUSION

Aforementioned control strategies either diminish the phase jump or progress the employment of dc link energy by, dropping the amplitude of the injected voltage or Optimizing the dc bus energy. In this manuscript, an enhanced sag/swell compensation approach is proposed, and also

mitigates the phase jump in the load voltage although improving the overall sag recompense time. In addition to this ultra capacitor is used as dc link, which is attached to the system by means of dc-dc converter. So this paper presents the system with improving the voltage quality for sensitive loads from voltage sags and swells using a dynamic voltage restorer (DVR). Because of higher active power requirement need of jump compensation caused considerable rise in cost and size of the dc link energy storage system (ESS) of DVR. An investigative study shows that this proposed method drastically increases the DVR sag/swell support time compared with the older phase jump compensation techniques. The performance of the proposed method is evaluated using simulation study using MATLAB/SIMULINK software.

REFERENCES

- [1] J. A. Martinez and J. M. Arnedo, "Voltage sag studies in distribution networks—Part I: System modeling," *IEEE Trans. Power Del.*, vol. 21, no. 3, pp. 338–345, Jul. 2006.
- [2] J. G. Nielsen, F. Blaabjerg, and N. Mohan, "Control strategies for dynamic voltage restorer, compensating voltage sags with phase jump," in *Proc. IEEE APEC Expo.*, 2001, pp. 1267–1273.
- [3] J. D. Li, S. S. Choi, and D. M. Vilathgamuwa, "Impact of voltage phase jump on loads and its mitigation," in *Proc. 4th Int. Power Electron. Motion Control Conf.*, Xi'an, China, Aug. 14–16, 2004, vol. 3, pp. 1762–1176.
- [4] M. Sullivan, T. Vardell, and M. Johnson, "Power interruption costs to industrial and commercial consumers of electricity," *IEEE Trans. Ind. Appl.*, vol. 33, no. 6, pp. 1448–1458, Nov./Dec. 1997.
- [5] J. Kaniewski, Z. Fedyczak, and G. Benysek, "AC voltage sag/swell compensator based on three-phase hybrid transformer with buck-boost matrix-reactance chopper," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 3835–3846, Aug. 2014.
- [6] M. Castilla, J. Miret, A. Camacho, J. Matas, and L. de Vicuna, "Voltage support control strategies for static synchronous compensators under unbalanced voltage sags," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 808–820, Feb. 2014.
- [7] P. M. Garcia, F. Mancilla, and J. M. Ramirez, "Per-sequence vector switching matrix converter modules for voltage regulation," *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5411–5421, Dec. 2013.
- [8] C. Kumar and M. Mishra, "A multifunctional DSTATCOM operating under stiff source," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3131–3136, Jul. 2014.
- [9] P. Kanjiya, B. Singh, A. Chandra, and K. Al-Haddad, "SRF theory revisited to control self-supported dynamic voltage restorer (DVR) for unbalanced and nonlinear loads," *IEEE Trans. Ind. Appl.*, vol. 49, no. 5, pp. 2330–2340, Sep./Oct. 2013.
- [10] C. Wessels, F. Gebhardt, and F. W. Fuchs, "Fault ride-through of a DFIG wind turbine using a dynamic voltage restorer during symmetrical and asymmetrical grid faults," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 807–815, Mar. 2011.
- [11] Y. W. Li, D. M. Vilathgamuwa, F. Blaabjerg, and P. C. Loh, "A robust control scheme for medium-voltage-level DVR implementation," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2249–2261, Aug. 2007.
- [12] A. K. Sadigh and K. M. Smedley, "Review of voltage compensation methods in dynamic voltage restorer (DVR)," in *Proc. IEEE Power Energy Soc. Gen. Meet.*, Jul. 2012, pp. 1–8.
- [13] J. G. Nielsen and F. Blaabjerg, "Control strategies for dynamic voltage restorer compensating voltage sags with phase jump," in *Proc. IEEE Annu. Appl. Power Electron. Conf. Expo.*, 2001, no. 2, pp. 1267–1273.
- [14] H. K. Al-Hadidi, A. M. Gole, and D. A. Jacobson, "A novel configuration for a cascade inverter based dynamic voltage restorer with reduced energy storage requirements," *IEEE*

Trans. Power Del., vol. 23, no. 2, pp. 881–888, Apr. 2008.

[15] H. K. Al-Hadidi, A. M. Gole, and D. A. Jacobson, “Minimum power operation of cascade inverter-based dynamic voltage restorer,” *IEEE Trans. Power Del.*, vol. 23, no. 2, pp. 889–898, Apr. 2008.

[16] C. Meyer, R. W. Doncker, Y. W. Li, and F. Blaabjerg, “Experimental verification of an optimized control strategy for a medium-voltage DVR,” in *Proc. 36th IEEE PESC*, 2006, pp. 1–7.

[17] C. Meyer, R. W. Doncker, Y. W. Li, and F. Blaabjerg, “Optimized control strategy for a medium-voltage DVR—Theoretical investigations and experimental results,” *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2746–2754, Nov. 2008.

[18] T. M. Undeland, W. P. Robbins, and N. Mohan, *Power Electronics Converters, Applications and Design*. New York, NY, USA: Wiley, 2003.

[19] C. Fitzer, M. Barnes, and P. Green, “Voltage sag detection technique for a dynamic voltage restorer,” *IEEE Trans. Ind. Appl.*, vol. 40, no. 1, pp. 203–212, Jan./Feb. 2004.

[20] T. Jimichi, H. Fujita, and H. Akagi, “Design and experimentation of a dynamic voltage restorer capable of significantly reducing an energy storage element,” *IEEE Trans. Ind. Appl.*, vol. 44, no. 3, pp. 817–825, May/Jun. 2008.

[21] H. Igarashi and H. Akagi, “System configurations and operating performance of a dynamic voltage restorer,” *IEEE Trans. Ind. Appl.*, vol. 123, no. 9, pp. 1021–1028, Sep. 2003.

[22] L. Yong, X. Guochun, L. Bo, W. Xuanlv, and Z. Sihan, “A transformerless active voltage quality regulator with the parasitic boost circuit,” *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1746–1756, Apr. 2014.

[23] A. Prasai and D. M. Divan, “Zero-energy sag correctors—Optimizing dynamic voltage restorers for industrial applications,” *IEEE Trans. Ind. Appl.*, vol. 44, no. 6, pp. 1777–1784, Nov./Dec. 2008.