

## International Journal for Innovative Engineering and Management Research

A Peer Revieved Open Access International Journal

www.ijiemr.org

## **COPY RIGHT**





2021 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must

be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 4th Feb 2021. Link

:http://www.ijiemr.org/downloads.php?vol=Volume-10&issue=ISSUE-02

DOI: 10.48047/IJIEMR/V10/I02/03

Title NPSF Testing and Diagnosis of SRAM using March-96N Algorithm Volume 10, Issue 02, Pages: 9-17.

Paper Authors

Dr.Y. Chalapathi Rao, P.Koteswara Rao, Dr.P.Kishore





USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic

Bar Code



## International Journal for Innovative Engineering and Management Research

A Peer Revieved Open Access International Journal

www.ijiemr.org

Future work will include other testing approaches which can identify the conventional faults along with the all NPSF by improving this March 96N algorithm.

## **REFERENCES**

- [1].Rajeshwar S. Sable, Ravindra P. Saraf, Rubin A. Parekhji and Arun N.Chandorkar, "Built-in Self-test Technique for Selective Detection of Neighbourhood Pattern Sensitive Faults in Memories" Proceedings of the 17th International Conference on VLSI Design (VLSID'04) 1063-9667/04 © 2004 IEEE.
- [2]. Julie R.R., Wan Zuha W.H and R.M. Sidek, "12N Test Procedure for NPSF Testing and Diagnosis for SRAMs". IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, ICSE 2008 Proc. 2008, Johor Bahru, Malaysia.
  - [3]. W.Z.W. Hasan, Halin, S. Shafie, and M. Othman, "An efficient diagnosis marchbased algorithm for coupling faults in SRAM". RSM2011 Proc., 2011, Kota Kinabalu, Malaysia.
  - [4].V. D. A. Michael Lee Bushnell, Vishwani D. Agrawal, "Essentials of Electronic Testing for Digital, Memory, and Mixed -Signal VLSI Circuits". New York: Kluwer Academic Publishers, 2nd ed., 2002.
  - [5].M. A. Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman, "Digital Systems Testing and Testable Design" Jaico Publishing House, 2002.
  - [6].K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, "Neighbourhood pattern-sensitive fault testing and diagnostics for random access

- memories," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 11, pp. 1328–1336, Nov.2002.
- [7]. A.J. vande Goor, Testing Semiconductor Memories: Theory and Practice. Chichester, England: John Wiley & Sons, 1991.