International Journal for Innovative Engineering and Management Research
A Peer Revieved Open Access International Journal
www.ijiemr.org

COPY RIGHT

Title: Implementation of Error Correction Using Golay Code

Volume 07, Issue 04, Pages: 200 – 204.

Paper Authors

P VISHALA, B RANJITH KUMAR

Department of ECE, Vaagdevi College of Engineering,Bollikunta Warangal, Telangana.

USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code

International Journal for Innovative Engineering and Management Research
A Peer Revieved Open Access International Journal
www.ijiemr.org

IMPLEMENTATION OF ERROR CORRECTION USING GOLAY CODE

[1]P VISHALA, [2]B RANJITH KUMAR

[1]Pg Scholar, Department of ECE, Vaagdevi College of Engineering,Bollikunta Warangal, Telangana.

[2]Associate professor, Department of ECE, Vaagdevi College of Engineering, Bollikunta Warangal,Telangana

ABSTRACT: This quick lays out cyclic redundancy take a look at-primarily based simply encoding scheme and gives a green implementation of the encoding set of regulations in Field Programmable Gate Array prototype for each theGolay Codes. Golay Code is a form of Error Correction Code and its trendy universal overall performance may be very near Shannon'srestriction. Good errors Correcting average performance lets in reliable verbal exchange. The binary Golay Code (G23) is represented as (23, 12, 7) at the same time as the extended binary Golay Code (G24) as (24, 12, eight).High pace with low-latency shape has been designed and carried out in Virtex-4 FPGA for Golay encoder without incorporating linear comments shift take a look at in. This short moreover gives an optimized and coffee-complexity deciphering structure for G24 (24, 12, eight) based totally on an incomplete most likelihood decoding scheme.

INTRODUCTION

Communication device transmits records from deliver to destination thru a channel or medium which consist of pressured out or Wi-Fi. The reliability of received facts is based totally upon at the channel medium and outdoor noise and this noise creates interference inside the signal and introduces errors in transmitted facts. Shannon thru his coding theorem confirmed that dependable transmission can be performed fine if records rate is masses loads tons less than that of channel capability. Error detection and correction may be finished thru adding redundant symbols inside the specific records known as Error Correction Codes

(ECCs). ECCs is truly beneficial for lengthy distance one way communications together with deep area conversation or satellite television for pc television for laptop verbal exchange. They moreover have software program in wireless communiqué and storage devices. Error detection and correction lets in in transmitting errorless statistics in a loud channel. Error detection refers to encounter errors if any acquired by means of manner of the receiver and correction is to correct errors acquired through the receiver. Different errors correcting codes are there and may be used relying on the homes of the tool and the software program wherein the errors correcting is to be brought. Generally mistakes correcting codes have been categorized into Block Codes, Convolutional Codes, Low Density Parity Check Code (LDPC) and Golay Code. The unique description of Golay Code is offered in 1/3 phase of this paper to cope with errors correcting phenomena. In addition, Golay Code performs a vital characteristic in exceptional applications like coded excitation for a laser and ultrasound imaging due to the complete side lobe nullification assets of complementary Golay pair. All the ones programs want era of Golay collection, that is fed as cause to the laser modules. However, for producing Golay Code, an automatic pattern generator is used, this is of very excessive rate. To combat this trouble, a hardware module programmed to yield a Golay encoded code word may additionally moreover bemused. Golay decoder is used extensively in conversation links for ahead errors correction. Therefore, an excessive speed and immoderate throughput hardware for decoder is probably useful in communiqué hyperlinks for forward errors correction.

II PROPOSED SCHEME

The concept would be to implement a quick parallel decoder to fix the most typical error patterns (double and single adjacent) and employ a slower serial decoder throughout the patterns. The extended code includes a minimum distance of eight, and for that reason can correct 3-bit errors identify 4-bit errors. It's been utilized in many applications including space missions that need strong error correction abilities. Within this brief, a double and single-adjacent error correcting parallel decoder for that (24,12) extended Golay code continues to be suggested [1]. The decoder uses the qualities from the code to attain a competent. The decoding from the

International Journal for Innovative Engineering and Management Research
A Peer Revieved Open Access International Journal
www.ijiemr.org

Golay code is performed in a number of steps and needs several clock cycles. Just one-error correcting parallel decoder could be implemented by computing the syndrome and evaluating in parallel using the 12 data bit and also the 12 check bit posts. When there's a match that bit is remedied. To judge the advantages of the brand new decoder, it's been implemented in High density lipoprotein and mapped to some 65-nm library. As MCUs affect cells which are close together, numerous codes that may correct double adjacent or triple-adjacent errors happen to be lately suggested. These codes, oftentimes, don't require additional parity check bits as well as in the remainder require just one or two additional bits [2]. A 4-bit error might not be even detected through the SEC-DAEC decoder. Therefore, the entire syndrome can be used for comparisons out of all cases to make sure that triple errors don't trigger miscorrections and 4-bit errors are detected. The suggested parallel decoder also offers to identify errors it cannot correct. In individual's cases, the serial decoder can be used to fix the mistake. The logic required to identify individual's errors is only a look into the no zero syndrome along with a make sure that no comparators has detected a match. Part one could be implemented having a 12- input OR gate and also the second with another 24- input OR gate. Finally, the ability consumption is considerably smaller sized compared to the standard SEC-DAEC decoder and other alike to that particular from the SEC decoder.

III RESULTS:





IV. CONCLUSION

The suggested parallel SEC-DAEC decoder continues to be implemented in High-density lipoprotein and mapped to some TSMC 65-nm technology library using Synopsys Design Compiler. The standard SEC and SEC-DAEC decoders are also carried out to show the advantages of the brand new decoder. The cost compensated

for that low decoding time is the fact that generally, the codes aren't optimal when it comes to memory overhead and wish more parity check bits. However, codes such as the (24,12) Golay code that minimize the amount of parity check bits possess a more complicated decoding. ECCs adds parity check bits to every memory word to identify and proper errors. This involves an encoder to compute individual's bits when contacting the memory along with a decoder to identify and proper errors when studying in the memory. These components boost the memory area and also the power consumption, and may also lessen the access speed. The suggested parallel decoder as discussed before has the goal of correcting double and single-adjacent bit errors. The initial step would be to put the bits within the memory so that data and parity bits are interleaved. One solution to make sure that the MCU errors could be remedied would be to interleave the items of different logical words to ensure that an MCU affects one bit per word. This is dependent on the observation the cells impacted by an MCU are physically close. Interleaving, however, includes a cost because it complicates the memory design.

REFERENCES

[1] L.-J. SaizAdalid, P. Reviriego, P. Gil, S. Pontarelli, and J. A. Maestro, "MCU tolerance in SRAMs through lowredundancy triple adjacent error correction," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., to be published.

[2] S.-F. Liu, P. Reviriego, and J. A. Maestro, "Efficient majority logic fault detection with difference-set codes for memory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 148–156, Jan. 2012.

[3] P. Reviriego, J. A. Maestro, S. Baeg, S. Wen, and R. Wong, "Protection of memories suffering MCUs through the selection of the optimal interleaving distance," IEEE Trans. Nucl. Sci., vol. 57, no. 4, 2124–2128, Aug. 2010.

[4] M. A. Bajura et al., "Models and algorithmic limits for an ECC-based approach to hardening sub-100-nm SRAMs," IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 935–945, Aug. 2007.

[5] C. L. Chen and M. Y. Hsiao, "Error correcting codes for semiconductor memory applications: A state-of-the-art review,"

IBM J. Res. Develop., vol. 28, no. 2, pp. 124–134, Mar. 1984.

[6] K. Namba, S. Pontarelli, M. Ottavi, and F. Lombardi, "A single-bit and doubleadjacent error correcting parallel decoder for multiple-bit error correcting BCH codes," IEEE Trans. Device Mater. Rel., vol. 14, no. 2, 664–671, Jun. 2014.