A New Architecture Implementation of Low Power Inexact Floating Point Adder
Authors:
DARA MANJUNATH, E.BALAKRISHNA, E.BALAKRISHNA
Page No: 119 – 123
Volume & Issue
Volume-7,ISSUE-8
Keywords
